Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 591 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 591 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 587Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 588Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 589Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 590Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 591Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 592Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 593Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 594Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 595Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 591 / 1302 page
background image
Initialization/Application Information
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
13-87
For data timings, only the propagation delay of one buffer plus the actual data setup time has to be
considered.
Figure 13-72. GPCM Data timings
13.5.2 Bus Turnaround
Because the local bus uses multiplexed address and data, special consideration must be given to
avoid bus contention at bus turnaround. The following cases must be examined:
•
Address phase after previous read
•
Read data phase after address phase
•
Read-modify-write cycle for parity protected memory banks
•
UPM cycles with additional address phases
The bus does not change direction for the following cases so they need no special attention:
•
Continued burst after the first beat
•
Write data phase after address phase
•
Address phase after previous write
13.5.2.1
Address Phase After Previous Read
During a read cycle, the memory/peripheral drives the bus and the bus transceiver drives LAD.
After the data has been sampled, the output drivers of the external device must be disabled. This
can take some time; for slow devices the EHTR feature of the GPCM or the programmability of
the UPM should be used to guarantee that those devices have stopped driving the bus when the
LBC memory controller ends the bus cycle.
In this case, after the previous cycle ends, LBCTL goes high and changes the direction of the bus
transceiver. The LBC then inserts a bus turnaround cycle to avoid contention. The external device
has now already placed its data signals in high impedance and no bus contention will occur.
Muxed Address/Data
Buffered Data
LAD[0:31]
LBCTL
Local Bus Interface
Buffer
Slower
memories
and
peripherals
Device
input
D
pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com