Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 849 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 849 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 845Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 846Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 847Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 848Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 849Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 850Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 851Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 852Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 853Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 849 / 1302 page
background image
Memory Map/Register Definitions
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
16-27
Figure 16-14. PCI/X Inbound Window Attributes Registers
Table 16-14 describes the fields of the PIWARn registers.
0
1
2
3
7
8
11 12
15 16
19 20
25 26
31
R
EN
0
PF
00
00
0
TGI
RTT
WTT
000
00
0
IWS
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x0_8DB0, 0x0_8DD0, 0x0_8DF0
Table 16-14. PIWARn Field Descriptions
Bits
Name
Description
0
EN
Enable. Enables this address translation
1—
Reserved
2
PF
Prefetchable. Indicates that the address space is prefetchable so that prefetching and streaming are
attempted.
0 Not prefetchable
1 Prefetchable
3–7
—
Reserved
8–11
TGI
Target Interface.
0000–1011 Reserved
1100 RapidIO
1101–1110 Reserved
1111 Local Memory (DDR SDRAM, Local Bus, SRAM)
Note: If this field is set to an I/O port rather than local memory space, attributes for the external I/O
transaction are assigned in an outbound ATMU of that I/O controller.
12–15
RTT
Read transaction type. Transaction type to run if access is a read. The field description differs subject to
the transaction being targeted to I/O interface or to local memory.
Following are the transaction type settings for reads to the RapidIO interface:
0000–0011 Reserved
0100 Read
0101–1111 Reserved
Following are the transaction type settings for reads to local memory:
0000–0011 Reserved
0100 Read, don’t snoop local processor
0101 Read, snoop local processor
0110 Reserved
0111 Read, unlock L2 cache line
1000–1111 Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com