Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 871 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 871 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 867Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 868Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 869Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 870Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 871Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 872Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 873Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 874Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 875Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 871 / 1302 page
background image
Memory Map/Register Definitions
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
16-49
16.3.2.18 PCI Bus Maximum Latency (MAX_LAT) Register
Figure 16-47. PCI Bus Maximum Latency Register
16.3.2.19 PCI Bus Function Register (PBFR)
The 2-byte PCI bus function register is used to determine how different features of the PCI
interface are configured. This register is at PCI configuration space at offset 0x44.
Figure 16-48. PCI Bus Function Register
7
0
R
MAXLAT
W
Reset
0000_0000
Offset
0x3F
Table 16-45. PCI Bus Maximum Latency Register Field Description
Bits
Name
Description
7–0
MAXLAT
Specifies how often the device needs to gain access to the PCI bus (0x00 indicates that this PCI
controller has no major requirements for the settings of latency timers)
15
6
5
4
3
2
1
0
R0
0
0
0
0
0
0
0
0
0
ACL
0P64
0
0
PAH
W
Reset
0000_0000_00*0_*00*
*Depends on the state of the reset configuration signals at reset
Offset
0x44
Table 16-46. PCI Bus Function Register Field Descriptions
Bits
Name
Description
15–
6
—Reserved
5
ACL
Agent configuration lock. Indicates to an external host whether the local processor is doing internal
configuration and must be explicitly set and cleared by the local processor during this time. ACL is set
during reset if the LA27 (cfg_cpu_boot) input selects the CPU as the configuration owner. This bit is only
meaningful in agent mode.
0 PCI interface allows incoming PCI configuration cycles.
1 PCI interface retries all incoming PCI configuration cycles.
4—
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com