Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 874 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 874 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 870Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 871Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 872Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 873Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 874Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 875Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 876Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 877Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 878Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 874 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
16-52
Freescale Semiconductor
PCI/PCI-X Bus Interface
16.3.2.23 PCI-X Command Register—0x62
The 2-byte PCI-X command register is an additional standard register specified by the PCI-X
Addendum to the PCI Local Bus Specification. This register provides control over the ability to
generate and respond to PCI-X cycles. Table 16-50 describes the bits of the PCI-X command
register.
Figure 16-52. PCI-X Command Register
16.3.2.24 PCI-X Status Register—0x64
The 4-byte PCI-X status register is an additional standard register specified by the PCI-X
Addendum to the PCI Local Bus Specification. This register is used to record additional status
information for PCI-X bus-related events. In agent mode, the device and bus number are updated
by the inbound configuration write transaction except for the inbound configuration write to
PCI-X status register. The definition of each bit is given in Table 16-51. Only 4-byte accesses to
address offset 0x64 are allowed.
Table 16-49. PCI-X Capability Pointer Register Field Description
Bits
Name
Description
7–0
Capability Pointer
Specifies the byte offset in the configuration space containing the first item in the capabilities list.
15
76
4321
0
R
000000000
MOST
MMRBC
ERO
DPRE
W
Reset
0000_0000_0011_0000
Offset
0x62
Table 16-50. PCI-X Command Register Field Descriptions
Bits
Name
Description
15–7
—
Reserved
6-4
MOST
Maximum outstanding split transactions (4 supported)
3-2
MMRBC Maximum memory read byte count (128 supported)
1
ERO
Enable relax ordering (read-only)
0
DPRE
Data parity error recovery enable (supported)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com