Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MPC8540 Datasheet(PDF) 926 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 926 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 922Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 923Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 924Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 925Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 926Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 927Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 928Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 929Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 930Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 926 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
17-2
Freescale Semiconductor
RapidIO Interface
Figure 17-1. RapidIO High Level Block Diagram
The RapidIO controller also implements extra process-specific circuitry for receive clock recovery
and for transmit clock and data alignment.
Configuration
Interface
Core
Request
Interface
RapidIO
ACK Done
Interface
Core
Response
Interface
Core
Data
Interface
RapidIO
Data
Interface
RapidIO
Request
Interface
RapidIO
Response
Interface
Configuration
Block
Outbound
Queue
Address/
Attributes
Response
Queue
Data
Buffer
Inbound
Queue
Address/
Attributes
Logical
TxData[0:7]
Ack Response
Queue
Address
Request
Layer
Header
Assembly
Link
Request
Logic
Packet and Control Symbol Assembly
Protocol
Layer
CRC
Generator
Ack History
Queue
Asynchronous
FIFO
Ack
Queue
CRC
Check
Header
Assembly
MSG
and
Doorbell
Unit
Throttle
Logic
RxData[0:7]
Asynchronous
FIFO
Training
Idle
Symbol
Physical
Layer
Data
Data
Packet
Control Symbols
Receive
Registers
Ack
Generator
Misalign
Block
Transmit
Registers
Global
Arbiter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com