Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1125 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1125 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1121Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1122Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1123Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1124Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1125Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1126Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1127Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1128Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1129Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1125 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
20-19
Table 20-15 describes the TBCR1 fields.
20.3.2.2 Trace Buffer Address Register (TBAR)
The trace buffer address register (TBAR) shown in Figure 20-10 contains the address to match
against (if TBCR0[AMD] is zero). The transaction address is qualified with the bits described in
Section 20.3.2.3, “Trace Buffer Address Mask Register (TBAMR),” before being compared with
TBAR. Note that the contents of TBAR are not qualified with TBAMR.
Table 20-16 describes the TBAR field.
20.3.2.3 Trace Buffer Address Mask Register (TBAMR)
The trace buffer address mask register (TBAMR) shown in Figure 20-11 contains the mask that is
applied to a transaction address before the address is compared with TBAR.
Table 20-15. TBCR1 Field Descriptions
Bits
Name
Description
0–4
—
Reserved
5–7
IFSEL Interface selection. Specifies the interface that sources information for both comparison/buffer control and
buffer data capture
000 Selects e500 coherency module (ECM) dispatch interface
001 Selects internal DDR SDRAM interface
010 Selects internal PCI outbound interface
011 Selects internal RapidIO interface
1xx Reserved
8–10
—
Reserved
11–15
SID
Source ID. Specifies the source ID associated with TBCR0[SIDEN]. The source ID is defined in Table 20-26.
16–26
—
Reserved
27–31
TID
Target ID. Specifies the target ID associated with TBCR0[TIDEN]. The target ID is defined in Table 20-26.
0
31
R
TBA
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0xE_204C
Figure 20-10. Trace Buffer Address Register (TBAR)
Table 20-16. TBAR Field Descriptions
Bits
Name
Description
0–31
TBA
Trace buffer address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com