MPC8540 datasheet(1136/1302 Pages) FREESCALE

1136 / 1302 page

MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1

20-30

Freescale Semiconductor

Debug Features and Watchpoint Facility

permits a user to program the trace condition in the watchpoint monitor and to program a start or

stop condition in the trace buffer control register. The user can also program the TBCR with the

conditions in which to stop tracing: on an event, or when the buffer is full. TBCR0[IFSEL]

specifies which interface transactions are being captured.

The trace buffer can be programmed to trace the dispatch bus from any of the following:

•

e500 coherency module (ECM)

•

Outbound host interface to the RapidIO controller

•

Outbound host interface to the PCI controller

•

Host interface to the DDR controller

Transactions come into the ECM, arbitrate for common resources, and get dispatched to the target

port. Information such as transaction types, source ID, and other attributes can be captured in any

of the selected interfaces. The trace buffer can be used to distinguish between requests due to an

instruction fetch versus a data fetch on the RapidIO interface, where external I/O alone does not

allow for easy discrimination.

20.4.6.1 Traced Data Formats (as a Function of TBCR1[IFSEL])

Figure 20-20 shows the trace buffer entry format for an ECM dispatch (CMD) transaction that is

specified when TBCR1[IFSEL] = 000.

Table 20-27 describes the fields of CMD trace buffer entries.

18 19

31 32

CMDTT

CMDSID CMDTID CMDBC

—

CMDADDR

Reset

0000_0000_0000_0000_0000_0000_0000_0000

Figure 20-20. e500 Coherency Module Dispatch (CMD) Trace Buffer Entry

Table 20-27. CMD Trace Buffer Entry Field Descriptions

(TBCR1[IFSEL] = 000)

Bits

Name

Function

0–4

CMDTT

Transaction type. Specifies the transaction type as shown in Table 20-12. For example, a value

of zero indicates a write with local processor snoop condition.

5–9

CMDSID

Source ID. Identifies the source of the transaction as shown in Table 20-26. For example, a

value of 0b01100 indicates that RapidIO is the transaction source.

10–13

CMDTID

Target ID. Identifies the target of the transaction as shown in Table 20-26. For example, a value

of 0b1100 indicates that RapidIO is the transaction target. Note that for a target ID the topmost

bit of the 5-bit field is always 0 and, therefore, only 4 bits are required to define a target

interface.

MPC8540 Datasheet(PDF) 1136 Page - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1136 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL