Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1178 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1178 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1174Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1175Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1176Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1177Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1178Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1179Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1180Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1181Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1182Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1178 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
21-38
Freescale Semiconductor
10/100 Fast Ethernet Controller
reduce the likelihood of lost packets and packets leaking through the back pressure mechanism,
BPNB must be set.
The FEC drops carrier (ceases transmitting preamble) periodically to avoid excessive defer
conditions in other stations on the shared network. If while applying back pressure, the FEC is
requested to send a packet, it stops sending preamble, and waits one IPG before sending the packet.
BPNB applies for any collision that occurs during the sending of this packet. Collisions for packets
while THBP is asserted are counted. The FEC does not defer while attempting to send packets
while in back pressure. Again, back pressure is nonstandard, but can reduce the flow of receive
packets.
21.5.3.6 MAC Registers
This section contains descriptions of the MAC registers.
21.5.3.6.1 MAC Configuration Register 1 (MACCFG1)
The MACCFG1, shown in Figure 21-30, is written by the user.
Table 21-29 describes the fields of the MACCFG1 register.
\
01
2
11
12
13
14
15
R
Soft_Reset
0
00000
0
0
0
0
0
Reset_
Rx_MC
Reset_
Tx_MC
Reset_
Rx_Fun
Reset_
Tx_Fun
W
Reset
0000_0000_0000_0000
16
22
23
24 25
26
27
28
29
30
31
R
0
0
00000 Loop_
Back
00
Rx_Flow Tx_Flow
Sync’d_
Rx_EN Rx_EN
Sync’d_
Tx_EN
Tx_EN
W
Reset
0000_0000_0000_0000
Offset
0x2_6500
Figure 21-30. MACCFG1 Register Definition
Table 21-29. MACCFG1 Field Descriptions
Bits
Name
Description
0
Soft_Reset
0 Default
1 Setting this bit puts all modules within the MAC in reset.
1–11
—
Reserved
12
Reset_Rx_MC
0 Default
1 Setting this bit puts the receive MAC control block in reset. This block detects control
frames and contains the pause timers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com