Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1183 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1183 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1179Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1180Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1181Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1182Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1183Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1184Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1185Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1186Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1187Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1183 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
21-43
Table 21-33 describes the fields of the MAXFRM register.
21.5.3.6.6 Interface Status Register (IFSTAT)
Figure 21-35 shows the IFSTAT register.
Table 21-34 describes the fields of the IFSTAT register.
21.5.3.6.7 Station Address Register Part 1 (MACSTNADDR1)
The MACSTNADDR1 register is written by the user. Figure 21-36 describes the
MACSTNADDR1 register. The value of the station address written by the user into
MACSTNADDR1 and MACSTNADDR2 is byte-reversed from how it would appear in the DA
field of a frame in memory. For example, for a station address of 0x12345678ABCD, perform a
write to MACSTNADDR1 of 0xCDAB7856, and to MACSTNADDR2 of 0x34120000. When the
Table 21-33. MAXFRM Descriptions
Bit
Name
Description
0–15
—
Reserved
16–31
Maximum Frame Sets the maximum frame size in both the transmit and receive directions. (Refer to
MACCFG2[Huge Frame].)
0
21
22
23
27
28
29
31
R
00 00 000 000 000 000 00 000
0Excess Defer 0
000
0
Link
Fail
00 0
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x2_653C
Figure 21-35. Interface Status Register Definition
Table 21-34. IFSTAT Field Descriptions
Bit
Name
Description
0–21
—
Reserved
22
Excess
Defer
Excessive transmission defer. This bit latches high and is cleared when read. This bit is cleared
by default.
0 Normal operation
1 The MAC excessively defers a transmission.
23–27
—
Reserved
28
Link Fail
Link Fail. This bit indicates the status of signal detection.
0 The100X module has detected a “signal detect” for longer than 330 mS.
1 The100X module has detected a “signal detect” for less than 330 mS or not at all.
29–31
—
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com