Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1253 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1253 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1249Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1250Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1251Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1252Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1253Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1254Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1255Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1256Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1257Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1253 / 1302 page
background image
Changes From Revision 0 to Revision 1
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
A-41
21.5.3.1.2, 21-16
Replace the last sentence in the first paragraph with:
“The interrupt signal can be cleared by clearing the corresponding IEVENT
bit.”
21.5.3.1.3, 21-17
Undocument bitfields TXEDIS, CRL/XDADIS, and XFUNDIS.
21.5.3.1.6, 21-20
Remove all references to bitfield DMACTRL[TOD]. This bit position (29)
is now reserved.
21.5.3.2.1, 21-21
Insert the following section as the first subsection of Section 21.
5.3.2:
21.5.3.2.1 FIFO Pause Control Register (FIFO_PAUSE_CTRL)
FIFO_PAUSE_CTRL, shown in Figure 21-11, is writable by the user to
configure the properties of the FEC FIFO.
Table 21-10 describes the fields of the FIFO_PAUSE_CTRL register.
21.5.3.3.1, 21-24
In Table
21-13, replace the bitfield description of TCTRL[TFC_PAUSE] with
the following:
“Transmit flow control pause frame. Use this bit to transmit a PAUSE
frame. To transmit a flow control pause frame, first set
FIFO_PAUSE_CTRL[TFC_PAUSE_EN]. Next, set MACCFG1[GTS]. If
0
15
R
000000000000
0
0
0
0
W
Reset
0000_0000_0000_0000
16
29
30
31
R
000000000000
0
0
TFC_PAUSE_EN
0
W
Reset
0000_0000_0000_0000
Offset
0x2_604C
Figure 21-11FIFO_PAUSE_CTRL Register Definition
Table21-10FIFO_PAUSE_CTRL Field Descriptions
Bits
Name
Description
0–29
—
Reserved.
30
TFC_PAUSE_EN
TFC_PAUSE enable. This bit enables the ability to transmit a pause control frame by setting
the TCTRL[TFC_PAUSE] bit. This bit is cleared at reset.
0 Pause control frame transmission disabled.
1 Pause control frame transmission enabled.
31
—
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com