Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1252 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1252 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1248Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1249Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1250Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1251Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1252Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1253Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1254Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1255Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1256Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1252 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
A-40
Freescale Semiconductor
Revision History
20.4.6.1, 20-29
In Table 20-27, replace the “Function” description of the CMDBC field
with the following:
“Byte count. Range: 32 to 1 where a value of 0 indicates 32 bytes.
00000 = 32 bytes
00001 = 1 byte
00010 = 2 bytes
...
11110 = 30 bytes
11111 = 31 bytes”
20.4.6.1, 20-30 and 20-31
Change all instances of “TRSEL” and “TRSEL1” to “IFSEL” and all
instances of “TBCR” to “TBCR1”.
21.2, 21-5
In the first bullet item of the FEC features list, change “820.3x” to “802.3x.”
21.5.2, 21-10
In Table
21-3, add the following row:
21.5.2, 21-11
In Table 21-3, change the reset value for the FEC IFSTAT register to be
0x0000_0000.
21.5.3.1.1, 21-14
In Table
21-4, correct the IEVENT[RXC] bitfield description to read as follows:
“Receive control interrupt. A control frame was received. If
MACCFG1[Rx_Flow] is set, a pause operation is performed lasting for the
duration specified in the received pause control frame and beginning when
the frame was received.
0
Control frame not received
1
Control frame received”
21.5.3.1.1, 21-14
In Table 21-4, replace the EBERR field description with:
“Ethernet bus error. This bit indicates that a system bus error for a memory
read ocurred while a DMA transaction was underway. If the EBERR is set
while transmission is in progress, the DMA stops sending data to the Tx
FIFO which eventually causes an underrun error (XFUN) and
TSTAT[THLT] is set. If the EBERR is set while receiving a frame, the DMA
discards the frame and RSTAT[QHLT] is set.
0
No system bus error occurred.
1
System bus error occurred.”
0x2_604C
FIFO_PAUSE_CTRL—FIFO pause control register
R/W
0x0000_0000
14.5.3.2.1/A-19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com