Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1272 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1272 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1268Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1269Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1270Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1271Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1272Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1273Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1274Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1275Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1276Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1272 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Index 1-2
Freescale Semiconductor
E–I
DDR_SDRAM_MODE (DDR SDRAM mode configuration
register), 9-16
DDRDLLCR (DDR DLL control register), 18-19
DEVDISR (device disable control register), 18-13
DGSR (DMA general status register), 15-26
DICAR (RapidIO device information capability register),
17-14
DIDCAR (RapidIO device identity capability register), 17-13
DMACTRL (FEC DMA control register), 21-20
DMACTRL (TSEC DMA control register), 14-28
DMR (RapidIO doorbell mode register), 17-77
DOCAR (RapidIO destination operations capability register),
17-19
DQDPAR (RapidIO doorbell queue dequeue pointer address
register), 17-79
DQEPAR (RapidIO doorbell queue enqueue pointer address
register), 17-80
DSR (RapidIO doorbell status register), 17-78
DSRn (DMA 0–3 destination stride registers), 15-26
E
ECC_ERR_INJECT (DDR memory data path error injection
mask ECC register), 9-18
ECNTRL (TSEC Ethernet control register), 14-25
EDIS (FEC error disabled register), 21-18
EDIS (TSEC error disabled register), 14-24
EEADR (ECM error address capture register), 8-8
EEATR (ECM error attributes capture register), 8-7
EEBACR (ECM CCB address configuration register), 8-3
EEBPCR (ECM CCB port configuration register), 8-4
EEDR (ECM error detect register), 8-5
EEER (ECM error enable register), 8-6
EIDRn (PIC external interrupt destination registers 0–11),
10-33
EIVPRn (PIC external interrupt vector/priority registers
0–11), 10-32
EOI0 (PIC per-CPU processor end of interrupt register)
also mapped as global EOI, 10-42
ERR_ADDR (PCI/X error address capture register), 16-33
ERR_ATTRIB (PCI/X error attributes register), 16-32
ERR_CAP_DR (PCI/X error capture disable register), 16-30
ERR_DETECT (DDR memory error detect register), 9-21
ERR_DH (PCI/X error data high capture register), 16-34
ERR_DISABLE (DDR memory error disable register), 9-21
ERR_DL (PCI/X error data low capture register), 16-34
ERR_DR (PCI/X error detect register), 16-29
ERR_EN (PCI/X error enable register), 16-31
ERR_EXT_ADDR (PCI/X error extended address capture
register), 16-34
ERR_INT_EN (DDR memory error interrupt enable
register), 9-22
ERR_SBE (DDR single-bit ECC memory error management
register), 9-25
EXST (TSEC extended status register), 14-100
F
FIFO_TX_STARVE (FEC FIFO transmit starve register),
21-24
FIFO_TX_STARVE (TSEC FIFO transmit starve register),
14-32
FIFO_TX_STARVE_SHUTOFF (FEC FIFO transmit starve
shutoff register), 21-24
FIFO_TX_STARVE_SHUTOFF (TSEC FIFO transmit
starve shutoff register), 14-32
FIFO_TX_THR (FEC FIFO transmit threshold register),
21-23
FIFO_TX_THR (TSEC FIFO transmit threshold register),
14-31
FRR (PIC feature reporting register), 10-16
G
GADDRn (FEC group address registers 0–7), 21-46
GADDRn (TSEC group address registers 0–7), 14-88
GAS_TIMR (PCI/X gasket timer register), 16-35
GCR (PIC global configuration register), 10-17
GPINDR (general-purpose input data register), 18-12
GPIOCR (GPIO control register), 18-10
GPOUTDR (general-purpose output data register), 18-11
GPPORCR (general-purpose POR configuration register),
18-9
GTBCRn (PIC global timer 0–3 base count registers), 10-21
GTCCRn (PIC global timer 0–3 current count registers),
10-21
GTDRn (PIC global timer 0–3 destination registers), 10-23
GTVPRn (PIC global timer 0–3 vector/priority registers),
10-22
H
HAFDUP (FEC half-duplex register), 21-41
HAFDUP (TSEC half-duplex register), 14-53
HBDIDLCSR (RapidIO host base device ID lock command
and status register), 17-26
I
I2CADR (I2C address register), 11-5
I2CCR (I2C control register), 11-6
I2CDFSRR (I2C digital filter sampling rate register), 11-10
I2CDR (I2C data register), 11-9
I2CFDR (I2C frequency divider register), 11-5
I2CSR (I2C status register), 11-7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com