Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1280 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1280 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1276Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1277Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1278Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1279Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1280Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1281Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1282Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1283Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1284Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1280 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Index 2-2
Freescale Semiconductor
C–D
C
Chaining
performance monitor events, 19-27
CKSTP_IN (global utilities checkstop in) signal, 18-3
CKSTP_OUT (global utilities checkstop out) signal, 18-3
CLK_OUT (global utilities clock out) signal, 18-3, 18-18
Clocks
clock out (CLK_OUT), see Global utilities
DDR clock distribution, 9-27, 9-38
device clock signals summary, 4-3
see also Signals, clock
device clocking operation, 4-23-4-26
CCB (platform) clock, 4-23
Ethernet clocks, 4-25
overview, 1-20
RapidIO clocks, 4-24
system clock/PCI clock, 4-23
e500 core clock multipliers, 5-11
see also Clocks, POR settings
I
2C
clock stretching, 11-17
clock synchronization, 11-16
input synchronization and digital filter, 11-16
LBC bus clocks and clock ratios, 13-4
clock ratio register (LCRR), 13-32
PCI/PCI-X clocking, 16-57, 16-62
POR settings
e500 core PLL ratio, 4-13
RapidIO transmit clock source, 4-18
system/CCB PLL ratio, 4-12
TSEC
inputs and outputs, 14-11
management clock out (EC_MDC), 14-55
Coherency rules
L1 caches, 5-28
L2 cache, 7-22
Commands
PCI, see PCI/PCI-X controller
Configuration
DDR, 9-10-9-17, 9-28
ECM
CCB address configuration register (EEBACR), 8-3
CCB port configuration register (EEBPCR), 8-4
LBC
configuration register (LBCR), 13-31
SDRAM configurations supported, 13-51
PCI
configuration cycles, 16-70
configuration space header, 16-70
host accessing PCI configuration space, 16-72
type 0 configuration translation, 16-74
type 1 configuration translation, 16-76
PCI-X
configuration transactions, 16-93
PIC
global configuration register, 10-17
POR, see Power-on-reset (POR)
RapidIO
configuration/error injection registers, 17-34-17-36
TSEC interfaces, 14-131-14-151
Configuration space
PCI/PCI-X addressing, 16-60
Configuration, control, and status
accessing CCSR memory from external masters, 2-11
accessing CCSRs, 4-4
alternate configuration space (ALTBAR and ALTCAR),
4-5
boot page translation, 4-7
CCSR and RapidIO registers, 2-15
CCSR memory map, 2-10-2-16
CCSRBAR update guidelines, 4-4
memory map/register definition, 4-3
organization of CCSR memory, 2-11
Context ID registers, 20-24-20-25
Conventions
notational, lxxxvii
Core complex bus (CCB), see e500 core, core complex bus
(CCB)
CR (condition register), see e500 core, registers
Critical interrupts
see also Interrupt controller (PIC), critical interrupts
see e500 core, critical interrupts
CSRR0 (critical save/restore register 0), see e500 core,
registers
CSRR1 (critical save/restore register 1), see e500 core,
registers
CTR (count register), see e500 core, registers
CTS, see DUART_CTS[0:1]
D
DACn (data address compare registers 1–2), see e500 core,
registers
Data cache
see also e500 core, L1 caches
Data cache, see L2 cache/SRAM
Data processing
with the e500 coherency module (ECM), 1-21
DBCRn (debug control register 0–2), see e500 core, registers
DBSR (debug status register), see e500 core, registers
DDR controller
address signal mappings, 9-4
block diagram, 9-1, 9-25
clock distribution, 9-38
DLL operation, 9-27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com