Electronic Components Datasheet Search
  English  ▼

X  

MPC8610EC Datasheet(PDF) 40 Page - NXP Semiconductors

Part # MPC8610EC
Description  MPC8610 Integrated Host Processor Hardware Specifications
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8610EC Datasheet(HTML) 40 Page - NXP Semiconductors

Back Button MPC8610EC Datasheet HTML 36Page - NXP Semiconductors MPC8610EC Datasheet HTML 37Page - NXP Semiconductors MPC8610EC Datasheet HTML 38Page - NXP Semiconductors MPC8610EC Datasheet HTML 39Page - NXP Semiconductors MPC8610EC Datasheet HTML 40Page - NXP Semiconductors MPC8610EC Datasheet HTML 41Page - NXP Semiconductors MPC8610EC Datasheet HTML 42Page - NXP Semiconductors MPC8610EC Datasheet HTML 43Page - NXP Semiconductors MPC8610EC Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 96 page
background image
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Electrical Characteristics
Freescale Semiconductor
40
2.9.2
I2C AC Electrical Specifications
Table 31 provides the AC timing parameters for the I
2C interfaces.
Input current each I/O pin (input voltage is between
0.1
× OVDD and 0.9 × OVDD(max)
II
–10
10
μA3
Capacitance for each I/O pin
CI
—10
pF
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. Refer to the
MPC8610 Integrated Host Processor Reference Manual, for information on the digital filter used.
3. I/O pins will obstruct the SDA and SCL lines if OVDD is switched off.
Table 31. I2C AC Electrical Specifications
All values refer to VIH (min) and VIL (max) levels (see Table 30).
Parameter
Symbol1
Min
Max
Unit
SCL clock frequency
fI2C
0400
kHz
Low period of the SCL clock
tI2CL
4
1.3
—
μs
High period of the SCL clock
tI2CH
4
0.6
—
μs
Setup time for a repeated START condition
tI2SVKH
4
0.6
—
μs
Hold time (repeated) START condition (after this period, the first
clock pulse is generated)
tI2SXKL
4
0.6
—
μs
Data setup time
tI2DVKH
4
100
—
ns
Data input hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
—
02
—
—
μs
Data ouput delay time
tI2OVKL
—0.9 3
μs
Setup time for STOP condition
tI2PVKH
0.6
—
μs
Bus free time between a STOP and START condition
tI2KHDX
1.3
—
μs
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
× OVDD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
× OVDD
—V
Table 30. I2C DC Electrical Characteristics (continued)
At recommended operating conditions with OVDD of 3.3 V ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com