Electronic Components Datasheet Search
  English  ▼

X  

LTC4253IGN Datasheet(PDF) 24 Page - Linear Technology

Part # LTC4253IGN
Description  -48V Hot Swap Controller with Sequencer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4253IGN Datasheet(HTML) 24 Page - Linear Technology

Back Button LTC4253IGN Datasheet HTML 20Page - Linear Technology LTC4253IGN Datasheet HTML 21Page - Linear Technology LTC4253IGN Datasheet HTML 22Page - Linear Technology LTC4253IGN Datasheet HTML 23Page - Linear Technology LTC4253IGN Datasheet HTML 24Page - Linear Technology LTC4253IGN Datasheet HTML 25Page - Linear Technology LTC4253IGN Datasheet HTML 26Page - Linear Technology LTC4253IGN Datasheet HTML 27Page - Linear Technology LTC4253IGN Datasheet HTML 28Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 32 page
background image
LTC4253
24
4253f
APPLICATIO S I FOR ATIO
(Refer to Block Diagram)
GATE
START-UP
INITIAL TIMING
VUVHI
VLKO
VGATEL
VSQTMRH
VSQTMRL
GND – VEE OR
(–48RTN) – (–48V)
UV/OV
VIN
TIMER
GATE
SENSE
UV CLEARS VUVHI, CHECK OV < VOVHI, RESET = 0.8V, GATE < VGATEL, SENSE < VCB, SS < 20 • VOS AND TIMER < VTMRL
VOUT
12
3 4 5 6
789
TIMER CLEARS VTMRL, CHECK GATE < VGATEL, SENSE < VCB AND SS < 20 • VOS
SS
DRAIN
PWRGD1
A B
PWRGD2
PWRGD3
SQTIMER
EN2
EN3
C
D
5
µA
5
µA
VSQTMRH
4253 F09
VSQTMRL
VTMRH
VACL
VCB
VTMRL
20 • (VACL + VOS)
20 • (VCB + VOS)
20 • VOS
5
µA
5
µA
5
µA
50
µA
50
µA
50
µA
VDRNCL
VDRNL
VIN – VGATEH
200
µA + 8 • IDRN
Figure 9. Power-Up Timing with a Short Pin (All Waveforms are Referenced to VEE)
VIN Undervoltage Lockout Timing
VIN undervoltage lockout comparator, UVLO has a similar
timing behaviour as the UV pin timing except it looks at VIN
for (VLKO – VLKH) to shut down and VLKO to revive. In VIN
shutdown, both UV and OV comparators are preset off.
This effectively causes the UV comparator to look for
VUVHI threshold and OV comparator to look for VOVLO
threshold when VIN comes out of undervoltage lockout.
Undervoltage Timing with Overvoltage Glitch
In Figure 11, both UV and OV pins are connected together,
clears VUVHI (time point 1), an initial timing cycle starts. If
the system bus voltage overshoots VOVHI as shown at time
point 2, TIMER discharges. At time point 3, the supply
voltage recovers and drops below the VOVLO threshold.
The initial timing cycle restarts and is followed by a GATE
start-up cycle.
Overvoltage Timing
During normal operation, if the OV pin exceeds VOVHI as
shown at time point 1 of Figure 12, the TIMER and PWRGD
status are unaffected; SS and GATE pull down; load
disconnects. At time point 2, OV recovers and drops below
the VOVLO threshold; GATE start-up begins. If the overvolt-
age glitch is long enough to deplete the load capacitor,
time points 4 through 7 may occur.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com