Electronic Components Datasheet Search
  English  ▼

X  

ADS1113 Datasheet(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
Part # ADS1113
Description  ADS111x-Q1 Automotive, Low-Power, I2C-Compatible, 860-SPS, 16-Bit ADCs With Internal Reference, Oscillator, and Programmable Comparator
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS1113 Datasheet(HTML) 8 Page - Texas Instruments

Back Button ADS1113 Datasheet HTML 4Page - Texas Instruments ADS1113 Datasheet HTML 5Page - Texas Instruments ADS1113 Datasheet HTML 6Page - Texas Instruments ADS1113 Datasheet HTML 7Page - Texas Instruments ADS1113 Datasheet HTML 8Page - Texas Instruments ADS1113 Datasheet HTML 9Page - Texas Instruments ADS1113 Datasheet HTML 10Page - Texas Instruments ADS1113 Datasheet HTML 11Page - Texas Instruments ADS1113 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 50 page
background image
6.5 Electrical Characteristics (continued)
at VDD = 3.3 V, data rate = 8 SPS, and full-scale input voltage range (FSR) = ±2.048 V (unless otherwise noted); maximum
and minimum specifications apply from TA = –40°C to +125°C; typical specifications are at TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER-SUPPLY
IVDD
Supply current
Power-down
TA = 25°C
0.5
2
µA
5
Operating
TA = 25°C
150
200
300
PD
Power dissipation
VDD = 5.0 V
0.9
mW
VDD = 3.3 V
0.5
VDD = 2.0 V
0.3
(1)
This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V must be applied to the analog inputs of
the device. See Table 8-1 for more information.
(2)
Best-fit INL; covers 99% of full-scale.
(3)
Includes all errors from onboard PGA and voltage reference.
6.6 Timing Requirements: I2C
over operating ambient temperature range and VDD = 2.0 V to 5.5 V (unless otherwise noted)
FAST MODE
HIGH-SPEED MODE
UNIT
MIN
MAX
MIN
MAX
fSCL
SCL clock frequency
0.01
0.4
0.01
3.4
MHz
tBUF
Bus free time between START and STOP
condition
600
160
ns
tHDSTA
Hold time after repeated START condition.
After this period, the first clock is generated.
600
160
ns
tSUSTA
Setup time for a repeated START condition
600
160
ns
tSUSTO
Setup time for STOP condition
600
160
ns
tHDDAT
Data hold time
0
0
ns
tSUDAT
Data setup time
100
10
ns
tLOW
Low period of the SCL clock pin
1300
160
ns
tHIGH
High period for the SCL clock pin
600
60
ns
tF
Rise time for both SDA and SCL signals(1)
300
160
ns
tR
Fall time for both SDA and SCL signals(1)
300
160
ns
(1)
For high-speed mode maximum values, the capacitive load on the bus line must not exceed 400 pF.
6.7 Timing Diagram
SCL
SDA
t
LOW
t
R
t
F
t
HDSTA
t
HDSTA
t
HDDAT
t
BUF
t
SUDAT
t
HIGH
t
SUSTA
t
SUSTO
P
S
S
P
Figure 6-1. I2C Interface Timing
ADS1113-Q1, ADS1114-Q1, ADS1115-Q1
SBAS563E – DECEMBER 2011 – REVISED DECEMBER 2022
www.ti.com
8
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: ADS1113-Q1 ADS1114-Q1 ADS1115-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com