| Electronic Components Datasheet Search |
|
ADM1067ASU Datasheet(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADM1067ASU Datasheet(HTML) 17 Page - Analog Devices |
|
17 / 32 page ![]() ADM1067 Rev. B | Page 17 of 32 OUTPUTS SUPPLY SEQUENCING THROUGH CONFIGURABLE OUTPUT DRIVERS Supply sequencing is achieved with the ADM1067 using the programmable driver outputs (PDOs) on the device as control signals for supplies. The output drivers can be used as logic enables or as FET drivers. The sequence in which the PDOs are asserted (and, therefore, the supplies are turned on) is controlled by the sequencing engine (SE). The SE determines what action is to be taken with the PDOs based on the condition of the ADM1067 inputs. Therefore, the PDOs can be set up to assert when the SFDs are in tolerance, the correct input signals are received on the VXn digital pins, no warnings are received from any of the inputs of the device, and so on. The PDOs can be used for a variety of functions. The primary function is to provide enable signals for LDOs or dc-to-dc converters that generate supplies locally on a board. The PDOs can also be used to provide a POWER_GOOD signal when all the SFDs are in tolerance, or a RESET output if one of the SFDs goes out of specification (this can be used as a status signal for a DSP, FPGA, or other microcontroller). The PDOs can be programmed to pull up to a number of different options. The outputs can be programmed as follows: • Open-drain (allowing the user to connect an external pull- up resistor) • Open-drain with weak pull-up to VDD • Open-drain with strong pull-up to VDD • Open-drain with weak pull-up to VPn • Open-drain with strong pull-up to VPn • Strong pull-down to GND • Internally charge-pumped high drive (12 V, PDO1 to PDO6 only) The last option (available only on PDO1 to PDO6) allows the user to directly drive a voltage high enough to fully enhance an external N-FET, which is used to isolate, for example, a card- side voltage from a backplane supply (a PDO can sustain greater than 10.5 V into a 1 μA load). The pull-down switches can also be used to drive status LEDs directly. The data driving each of the PDOs can come from one of three sources. The source can be enabled in the PDOnCFG configu- ration register (see the AN-698 Application Note for details). The data sources are as follows: • Output from the SE. • Directly from the SMBus. A PDO can be configured so the SMBus has direct control over it. This enables software control of the PDOs. Therefore, a microcontroller can be used to initiate a software power-up/power-down sequence. • On-Chip Clock. A 100 kHz clock is generated on the device. This clock can be made available on any of the PDOs. It can be used, for example, to clock an external device such as an LED. PDO SE DATA CFG4 CFG5 CFG6 SMBus DATA CLK DATA VP1 SEL VP4 VDD VFET (PDO1 TO PDO6 ONLY) Figure 22. Programmable Driver Output |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |