Electronic Components Datasheet Search
  English  ▼

X  

ES9826 Datasheet(PDF) 11 Page - ESS Technology,Inc

Part # ES9826
Description  32-bit High performance 2 Channel ADC w/PGA
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9826 Datasheet(HTML) 11 Page - ESS Technology,Inc

Back Button ES9826 Datasheet HTML 7Page - ESS Technology,Inc ES9826 Datasheet HTML 8Page - ESS Technology,Inc ES9826 Datasheet HTML 9Page - ESS Technology,Inc ES9826 Datasheet HTML 10Page - ESS Technology,Inc ES9826 Datasheet HTML 11Page - ESS Technology,Inc ES9826 Datasheet HTML 12Page - ESS Technology,Inc ES9826 Datasheet HTML 13Page - ESS Technology,Inc ES9826 Datasheet HTML 14Page - ESS Technology,Inc ES9826 Datasheet HTML 15Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 88 page
background image
ES9826 Datasheet
VERSION 0.1.2
11
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 • WWW.ESSTECH.COM
Hardware Mode
The ES9826 hardware modes can be set with external pull-up and/or pull-down resistors. These modes configure the ADC
for different output modes and sample rates. Hardware modes also support stereo digital PDM microphones as inputs.
Hardware modes are set with pins:
• MODE (Pin 5)
• HW0 (Pin 4)
• HW1 (Pin 3)
• HW2 (Pin 2)
• HW3/GPIO6 (Pin 28)
• MUTE_MCLK_CTRL (Pin 1)
Design Information
Hardware mode pins must be configured correctly for the desired hardware mode. Some guidelines include the following:
• The HW0 and HW1 pins are always 1/0 and do not require a pull-up or pull-down resistor.
• All HW pins must be set with CHIP_EN low as shown in the Recommended Hardware Mode Setup Sequence
MODE
AVDD or GPIO
47k
MODE
47k
Pull-up
Pull-down
GND or GPIO
Figure 2 – Example hardware mode pin configurations
Input/Output Mode
In hardware modes #0 - #15, HW3 (Pin 28) sets the input mode between analog inputs through the ADC or digital PDM
microphones. Hardware modes #16 - #30 are for TDM LJ slave modes and do not support S/PDIF output, or PDM input.
S/PDIF output in hardware mode is only supported with the Master Mode modes #0 - #7
Pin
State
Input
Output
HW3/GPIO6
0
Analog – ADC
See table 6.
PCM output
Pull 0
S/PDIF output
Pull 1
Digital – PDM
See table 7.
S/PDIF output
1
PCM output
Table 5 - Input modes controlled through HW3 (pin 28)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com