TPS274C65AS datasheet(9/87 Pages) TI

9 / 87 page

7.5 Electrical Characteristics (continued)

VVS = 11 V to 36 V, VVDD = 3.0 V to 5.5 V, TJ = –40°C to 125°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

IOUT,LEAKX

Leakage current from

OUT to GND in OFF

state

Vs = VOUT < 36 V, Switch and all diagnostics

disabled, measured into the OUTx pin

µA

IOUT(OFF)

Output leakage current

(per channel)

VS <= 36 V, VOUT = 0

Channel disabled, diagnostics disabled Tj <= 125°C

0.8

µA

VDD IQ

VDD quiescent current,

SCLK ON, all

diagnostics disabled,

(WB_OFF, WB_ON,

SHRT_VS, ADC)

external VDD

VS ≤ 36 V, VDD = 5.5 V

All channels enabled, IOUTx = 0 A

1.3

1.6

VDD IQ

VDD quiescent current,

SCLK ON, all

diagnostics disabled,

(WB_OFF, WB_ON,

SHRT_VS, ADC)

external VDD

VS ≤ 36 V, VDD = 3.0 V

All channels enabled, IOUTx = 0 A

1.2

VDD IQ

VDD quiescent current,

SCLK off, all diagnostics

disabled ((WB_OFF,

WB_ON, SHRT_VS),

ADC enabled and

converting, external VDD

VS ≤ 36 V, VDD = 5.5 V

All channels enabled, IOUTx = 0 A

1.2

1.6

VS IQ

VS quiescent current,

SCLK off, all

diagnostics disabled,

(WB_OFF, WB_ON,

SHRT_VS, ADC) internal

VDD

VS ≤ 36 V,

All channels enabled, IOUTx = 0 A

2.8

3.2

VS IQ

VS quiescent current,

SCLK off, all diagnostics

(WB_OFF, WB_ON,

SHRT_VS, ADC)

enabled, external VDD

VS ≤ 36 V, VDD = 3.0 V

All channels enabled, IOUTx = 0 A

1.7

2.5

VS IQ

VS quiescent current,

SCLK off, all diagnostics

(WB_OFF, WB_ON,

SHRT_VS, ADC)

disabled, RCB enabled,

external VDD

VS ≤ 36 V, VDD = 3.0 V

All channels enabled, IOUTx = 0 A

1.4

2.45

Ileak_LG

Leakage current out of

the output pins with the

GND of IC disconnected,

Load ground connected

to supply ground

VS≤ 30 V, VDD = 5.5 V, RL = 24 Ω

All channels enabled

0.8

0.9

RON CHARACTERISTICS

RON

On-resistance

(Includes MOSFET and

package)

10 V ≤ VS ≤ 36 V, IOUT1 =

IOUT2 = 200 mA

TJ = 25°C

mΩ

TJ = 125°C

110

mΩ

On-resistance when 2

channels are paralleled

(Includes MOSFET and

package)

10 V ≤ VS ≤ 36 V, IOUT1 =

IOUT2 > 200 mA.

VOUT1 tied to VOUT2

TJ = 25°C

mΩ

TJ = 125°C

mΩ

VDD_REG CHARACTERISTICS

VVDD

VDD Output voltage

(Internal regulator

enabled)

6 V ≤ VS ≤ 36 V, IVDD <

20 mA

Includes load and line

regulation across the

range.

3.1

3.3

3.6

www.ti.com

TPS274C65

SLVSFZ2B – APRIL 2023 – REVISED OCTOBER 2023

Submit Document Feedback

Product Folder Links: TPS274C65

TPS274C65AS Datasheet(PDF) 9 Page - Texas Instruments

TPS274C65AS Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL