Electronic Components Datasheet Search
  English  ▼

X  

PM5366 Datasheet(PDF) 43 Page - PMC-Sierra, Inc

Part # PM5366
Description  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366 Datasheet(HTML) 43 Page - PMC-Sierra, Inc

Back Button PM5366 Datasheet HTML 39Page - PMC-Sierra, Inc PM5366 Datasheet HTML 40Page - PMC-Sierra, Inc PM5366 Datasheet HTML 41Page - PMC-Sierra, Inc PM5366 Datasheet HTML 42Page - PMC-Sierra, Inc PM5366 Datasheet HTML 43Page - PMC-Sierra, Inc PM5366 Datasheet HTML 44Page - PMC-Sierra, Inc PM5366 Datasheet HTML 45Page - PMC-Sierra, Inc PM5366 Datasheet HTML 46Page - PMC-Sierra, Inc PM5366 Datasheet HTML 47Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
31
Pin Name
Type
Pin
No.
Function
RFPO/RMFPO[3]
RFPO/RMFPO[2]
RFPO/RMFPO[1]
Output H1
K2
M2
Framer Receive Frame Pulse/Multi-frame Pulse
(RFPO/RMFPO[3:1]). RFPO/RMFPO[3:1] are valid
when the TEMAP-84 is configured to be in framer only
mode by setting the OPMODE_SPEx[2:0] bits in the
SPE Configuration registers.
RFPO[3:1] are aligned to RDATO[3:1] and indicate the
position of the first bit in each DS3 M-subframe and
the first bit in each G.751 E3 or G.832 E3 frame.
RMFPO[3:1] are aligned to RDATO[3:1] and indicate
the position of the first bit in each DS3 M-frame and
the first bit in each G.751 or G.832 E3 frame. This is
selected by setting the RXMFPO bit in the DS3 and E3
Master Unchannelized Interface Options Registers.
RFPO/RMFPO[3:1] are updated on either the falling or
rising edge of the associated RSCLK depending on the
setting of the RSCLKR bit in the DS3 and E3 Master
Unchannelized Interface Options register.
ROVRHD[3]
ROVRHD[2]
ROVRHD[1]
Output H3
K1
N1
Framer Receive Overhead (ROVRHD[3:1]).
ROVRHD[3:1] are valid when the TEMAP-84 is
configured as DS3 or E3 framers by setting the
OPMODE_SPEx[2:0] bits in the SPE Configuration
registers.
ROVRHD[3:1] will be high whenever the data on
RDATO[3:1] corresponds to an overhead bit position.
ROVRHD[3:1] is updated on the either the falling or
rising edge of the associated RSCLK depending on the
setting of the RSCLKR bit in the DS3 and E3 Master
Unchannelized Interface Options register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com