Electronic Components Datasheet Search
  English  ▼

X  

AT7601F Datasheet(PDF) 8 Page - Analog Microelectronics

Part # AT7601F
Description  Printer Port Controller
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AME [Analog Microelectronics]
Direct Link  http://www.ame.com.tw/
Logo AME - Analog Microelectronics

AT7601F Datasheet(HTML) 8 Page - Analog Microelectronics

Back Button AT7601F Datasheet HTML 4Page - Analog Microelectronics AT7601F Datasheet HTML 5Page - Analog Microelectronics AT7601F Datasheet HTML 6Page - Analog Microelectronics AT7601F Datasheet HTML 7Page - Analog Microelectronics AT7601F Datasheet HTML 8Page - Analog Microelectronics AT7601F Datasheet HTML 9Page - Analog Microelectronics AT7601F Datasheet HTML 10Page - Analog Microelectronics AT7601F Datasheet HTML 11Page - Analog Microelectronics AT7601F Datasheet HTML 12Page - Analog Microelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 35 page
background image
AME, Inc.
8
Printer Port Cotroller
AT7601F
Rev. B.02
Bit 3 SLIN (PRINTER SELECT INPUT)
This bit is inverted and output onto the SLIN# output. A logic 1 on this bit selects the printer; a logic 0
means the printer is not selected.
Bit 2 INIT# (INITIATE OUTPUT)
A 0 starts the printer (50 microsecond pulse, minimum).
Bit 1 AFD (AUTOFEED)
This bit is inverted and output onto the AFD# output. A logic 1 causes the printer to generate a line feed
after each line is printed. A logic 0 means no autofeed.
Bit 0 STB (STROBE)
A 0.5 microsecond minimum high active pulse clocks data into the printer. Valid data must be present for a
minimum of 0.5 microseconds before and after the strobe pulse. This bit is inverted and output onto the
STB# output.
5-2-3 EPP Address Port
ADDRESS OFFSET = 03H
The address port is available only in EPP mode. Bit definitions are as follows:
The contents of DB0-DB7 are b uffered (non- inverting) and output to ports PD0-PD7 during a write
operation. The leading edge of LOW causes an EPP address write cycle to be performed, and
the trailing edge of LOW latches the data for the duration of the EPP write cycle.
PD0-PD7 ports are read during a read operation. The leading edge of IOR causes and EPP address read
cycle to be performed and the data to be output to the host CPU.
PD0
7
5
6
4
3
2
1
0
PD1
PD2
PD3
PD4
PD5
PD6
PD7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com