ADF4382ABCCZ datasheet(57/82 Pages) AD

57 / 82 page

Data Sheet

ADF4382A

analog.com

Rev. A | 57 of 82

Address: 0x038, Reset: 0x00, Name: REG0038

Table 77. Bit Descriptions for REG0038

Bits

Bit Name

Description

Reset

Access

[7:0]

CAL_VTUNE_TO[7:0]

Timeout value for VCO VTUNE settling. See the VCO calibration section.

0x0

R/W

Address: 0x039, Reset: 0x00, Name: REG0039

Table 78. Bit Descriptions for REG0039

Bits

Bit Name

Description

Reset

Access

O_VCO_DB

M_VCO_CORE, M_VCO_BAND, and M_VCO_BIAS Doubled Buffered. See the VCO calibration

section.

0x0

R/W

0: core, bias and band not double buffered.

1: core, bias and band double buffered.

[6:0]

CAL_VTUNE_TO[14:8]

Timeout value for VCO VTUNE settling. See the VCO calibration section.

0x0

R/W

Address: 0x03A, Reset: 0x00, Name: REG003A

Table 79. Bit Descriptions for REG003A

Bits

Bit Name

Description

Reset

Access

[7:0]

CAL_VCO_TO[7:0]

Timeout value for VCO calibration band and core settling. See the VCO calibration section.

0x0

R/W

Address: 0x03B, Reset: 0x00, Name: REG003B

Table 80. Bit Descriptions for REG003B

Bits

Bit Name

Description

Reset

Access

DEL_CTRL_DB

Delay Controls Double Buffered.

0x0

R/W

0: not double buffered.

1: double buffered.

[6:0]

CAL_VCO_TO[14:8]

Timeout value for VCO calibration band and core settling. See the VCO calibration section.

0x0

R/W

Address: 0x03C, Reset: 0x00, Name: REG003C

Table 81. Bit Descriptions for REG003C

Bits

Bit Name

Description

Reset

Access

[7:0]

REG3C_RSV0

Reserved. ADF4382A register map provides reserved register settings.

0x0

R/W

Address: 0x03D, Reset: 0x00, Name: REG003D

Table 82. Bit Descriptions for REG003D

Bits

Bit Name

Description

Reset

Access

RESERVED

Reserved.

0x0

R/W

REG3C_RSV6

Reserved. ADF4382A register map provides reserved register settings.

0x0

R/W

CMOS_OV

Logic High Voltage for MUXOUT, LKDET, SDO, SDIO.

0x0

R/W

0: 1.8 V logic.

1: 3.3 V logic.

REG3D_RSV1

Reserved. ADF4382A register map provides reserved register settings.

0x0

R/W

[3:0]

REG3D_RSV0

Reserved. ADF4382A register map provides reserved register settings.

0x0

R/W

Address: 0x03E, Reset: 0x00, Name: REG003E

ADF4382ABCCZ Datasheet(PDF) 57 Page - Analog Devices

ADF4382ABCCZ Datasheet(HTML) 57 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL