 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HD3SS3220RNHT Datasheet(PDF) 3 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
HD3SS3220RNHT Datasheet(HTML) 3 Page - Texas Instruments |
|
|
3 / 48 page  4 Pin Configuration and Functions CC1 CC2 CURRENT_MODE PORT VBUS_DET RXp RXn TXp TXn VCC33 TX1p TX1n RX2p RX2n TX2p TX2n SDA/OUT1 VCONN_FAULT_N INT_N/OUT3 ADDR 30 11 29 12 28 13 27 14 1 2 3 4 5 6 7 8 9 10 16 17 18 19 20 21 22 23 24 25 26 15 Thermal Pad Figure 4-1. RNH Package 30 Pin (VQFN) Top View Pin Functions PIN I/O DESCRIPTION NAME NO. CC2 1 I/O Type-C Configuration channel signal 2 CC1 2 I/O Type-C Configuration channel signal 1 CURRENT_MODE 3 I Tri-level input pin to indicate current advertisement in DFP (or DFP in DRP) mode while in GPIO mode. Don’t care in UFP mode. Provides the flexibility to advertise higher current without I2C. The pin has 250K internal pull-down. L – Low - Default – 900mA M - Medium (Install 500K to VDD5 on the PCB) – 1.5A H - High (Install 10K to VDD5 on the PCB) – 3A PORT 4 I Tri-level input pin to indicate port mode. The state of this pin is sampled when HD3SS3220’s ENn_CC is asserted low, and VDD5 is active. This pin is also sampled following a I2C_SOFT_RESET. H - DFP (Pull-up to VDD5 if DFP mode is desired) NC - DRP (Leave unconnected if DRP mode is desired) L - UFP (Pull-down or tie to GND if UFP mode is desired) VBUS_DET 5 I 5-28V VBUS input voltage. VBUS detection determines UFP attachment. One 900K external resistor required between system VBUS and VBUS_DET pin. TXp 6 I/O Host/Device USB SuperSpeed differential Signal TX positive TXn 7 I/O Host/Device USB SuperSpeed differential Signal TX negative VCC33 8 P 3.3-V Power supply RXp 9 I/O Host/Device USB SuperSpeed differential Signal RX positive RXn 10 I/O Host/Device USB SuperSpeed differential Signal RX negative DIR 11 O Type-C plug orientation. Open drain output. A pull-up resistor (that is, 200K) must be installed for proper operation of the device. ENn_MUX 12 I Active Low MUX Enable: L - Normal operation, and H - Shutdown. GND 13, 28 G Ground RX1n 14 I/O Type-C Port - USB SuperSpeed differential Signal RX1 negative RX1p 15 I/O Type-C Port - USB SuperSpeed differential Signal RX1 positive TX1n 16 I/O Type-C Port - USB SuperSpeed differential Signal TX1 negative www.ti.com HD3SS3220, HD3SS3220L SLLSES1E – DECEMBER 2015 – REVISED JULY 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 3 Product Folder Links: HD3SS3220 HD3SS3220L |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
