| Electronic Components Datasheet Search |
|
L99DZ320 Datasheet(PDF) 128 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99DZ320 Datasheet(HTML) 128 Page - STMicroelectronics |
|
128 / 146 page ![]() Bit Name Description ‘1’ indicates the output was shutdown due to overcurrent condition Bit is latched until a “Read & Clear” command 15 RESERVED - 14 HS9_OC HS9 overcurrent shutdown ‘1’ indicates the output was shutdown due to overcurrent condition Bit is latched until a “Read & Clear” command 13 HS8_OC HS8 overcurrent shutdown: ‘1’ indicates the output was shutdown due to overcurrent condition Bit is latched until a “Read & Clear” command 12 HS7_OC HS7 overcurrent shutdown: ‘1’ indicates the output was shutdown due to overcurrent condition Bit is latched until a “Read & Clear” command 11 HB6_LS_OC HB6 overcurrent shutdown: ‘1’ indicates the output was shutdown due to overcurrent condition. If overcurrent recovery is disabled (CR13: HB6_OCR = 0): Bit is set upon overcurrent condition and HB6 is turned off If overcurrent recovery is enabled (CR13: HB6_OCR = 1): in case of overcurrent condition this bit is not set. The HB6 goes into Overcurrent Recovery mode. Bit is latched until a “Read & Clear” command 10 HB6_HS_OC 9 HB5_LS_OC HB5 overcurrent shutdown: ‘1’ indicates the output was shutdown due to overcurrent condition If overcurrent recovery is disabled (CR13: HB5_OCR = 0): bit is set upon overcurrent condition and HB5 is turned off If overcurrent recovery is enabled (CR13: HB5_OCR = 1): in case of overcurrent condition this bit is not set. The HB5 goes into overcurrent recovery mode Bit is latched until a “Read & Clear” command 8 HB5_HS_OC 7 HB4_LS_OC HB4 overcurrent shutdown: ‘1’ indicates the output was shutdown due to overcurrent condition. If overcurrent recovery is disabled (CR13: HB4_OCR = 0): bit is set upon overcurrent condition and HB4 is turned off If overcurrent recovery is enabled (CR13: HB4_OCR = 1): In case of overcurrent condition this bit is not set. The HB4 goes into overcurrent recovery mode Bit is latched until a “Read & Clear” command 6 HB4_HS_OC 5:0 RESERVED - 6.5.7 Status register 7 (0x07) Table 118. Status register 7 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit name Access R&C R R&C Table 119. Status register 7 description Bit Name Description 23 LIN_PERM_DOM LIN bus signal dominant timeout L99DZ320 SPI Registers DS14235 - Rev 5 page 128/146 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |