CS5460 datasheet(20/34 Pages) CIRRUS

20 / 34 page

CS5460

DS279PP5

3.4 System Initialization

A software or hardware reset can be initiated at any

time. The software reset is initiated by writing a

logic 1 to the RS (Reset System) bit in the configu-

ration register, which automatically returns to logic

0 after reset. At the end of the 32nd SCLK (i.e., 8 bit

command word and 24 bit data word) internal syn-

chronization delays the loading of the configura-

tion register by 3 or 4 DCLK (MCLK/K). Then the

reset circuit initiates the reset routine on the 1st fall-

ing edge of MCLK. A hardware reset is initiated

when the RESET pin is forced low with a minimum

pulse width of 50 ns. The RESET signal is asyn-

chronous requiring no MCLKs for the part to detect

and store a reset event. Once the RESET pin is in-

active the internal reset circuitry remains active for

5 MCLK cycles to insure resetting the synchronous

circuitry in the device. The modulators are held in

reset for 12 MCLK cycles after RESET becomes

inactive. The internal registers (some of which drive

output pins) will be reset to their default values on

the first MCLK received after detecting a reset event

(see Table 2). After a reset, the on-chip registers are

initialized to the following states and the converter

is placed in the command mode where it waits for a

valid command.

Configuration Register:

0x000001

Offset Register:

0x000000

Gain Registers

0x400000

Pulse-Rate Register:

0x0FA000

Cycle-Counter Register:

0x000FA0

Timebase Register:

0x800000

Status Register:

0x000001

Mask Register

0x000000

Signed Registers

0x000000

Unsigned Registers

0x000000

Table 2. Internal Registers Default Value

CS5460 Datasheet(PDF) 20 Page - Cirrus Logic

CS5460 Datasheet(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL