| Electronic Components Datasheet Search |
|
CS5460 Datasheet(PDF) 27 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS5460 Datasheet(HTML) 27 Page - Cirrus Logic |
|
27 / 34 page ![]() CS5460 DS279PP5 27 gy register is read every second. As a result, the WDT will not time out. Other applications, that want to use the watchdog timer, will need to ensure that the Energy register is read at least once in ev- ery 5 second span. 5.2 Oscillator Characteristics XIN and XOUT are the input and output, respec- tively, of an inverting amplifier to provide oscilla- tion and can be configured as an on-chip oscillator, as shown in Figure 11. The oscillator circuit is de- signed to work with a quartz crystal or a ceramic resonator. To reduce circuit cost two load capaci- tors C1 are integrated in the device, one between XIN and DGND, one between XOUT and DGND. Lead lengths should be minimized to reduce stray capacitance. With these load capacitors the oscilla- tor circuit is capable of oscillation up to 20 MHz. To drive the device from an external clock source, XOUT should be left unconnected while XIN is driven by the external circuitry. There is an ampli- fier between XIN and the digital section which pro- vides CMOS level signals. This amplifier works with sinusoidal inputs so there are no problems with slow edge times. The CS5460 can be driven by a clock ranging from 2.5 to 20 MHz Table 2 shows the clock divide value K (default = 1) that the CS5460 needs to be pro- grammed with for normal operation. 5.3 Analog Inputs The CS5460 accommodates a full scale range of 150 mVRMS on both input channels. System cali- bration can be used to increase or decrease the full scale span of the converter as long as the calibra- tion register values stay within the limits specified. See the Calibration section for more details. The current input channel has an input range of 30 mVRMS when the internal x50 gain stage is en- abled. This signal range is designed to handle low level signals from a shunt sensor. K CLK (min) MHz CLK (max) MHz 12.5 5 25 10 410 20 Table 3. CPU Clock (and K) Restrictions Oscillator Circuit DGND XIN XOUT C1 C1 = 22 pF C1 Figure 11. Oscillator Connection |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |