| Electronic Components Datasheet Search |
|
HD64F36079G Datasheet(PDF) 42 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F36079G Datasheet(HTML) 42 Page - Renesas Technology Corp |
|
42 / 564 page ![]() Section 2 CPU Rev. 3.00 Sep. 10, 2007 Page 10 of 528 REJ09B0216-0300 • High-speed operation All frequently-used instructions execute in one or two states 8/16/32-bit register-register add/subtract: 2 state 8 × 8-bit register-register multiply: 14 states 16 ÷ 8-bit register-register divide: 14 states 16 × 16-bit register-register multiply: 22 states 32 ÷ 16-bit register-register divide: 22 states • CPU operating mode H8/36079 Group: Advanced mode H8/36077 Group: Normal mode • Power-down state Transition to power-down state by SLEEP instruction |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |