Electronic Components Datasheet Search
  English  ▼

X  

HD64F36079G Datasheet(PDF) 103 Page - Renesas Technology Corp

Part # HD64F36079G
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
PDF  564 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36079G Datasheet(HTML) 103 Page - Renesas Technology Corp

Back Button HD64F36079G Datasheet HTML 99Page - Renesas Technology Corp HD64F36079G Datasheet HTML 100Page - Renesas Technology Corp HD64F36079G Datasheet HTML 101Page - Renesas Technology Corp HD64F36079G Datasheet HTML 102Page - Renesas Technology Corp HD64F36079G Datasheet HTML 103Page - Renesas Technology Corp HD64F36079G Datasheet HTML 104Page - Renesas Technology Corp HD64F36079G Datasheet HTML 105Page - Renesas Technology Corp HD64F36079G Datasheet HTML 106Page - Renesas Technology Corp HD64F36079G Datasheet HTML 107Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 564 page
background image
Section 5 Clock Pulse Generator
CPG0200A_000020020200
Rev. 3.00 Sep. 10, 2007 Page 71 of 528
REJ09B0216-0300
Section 5 Clock Pulse Generator
The clock pulse generator (CPG) consists of a system clock generating circuitry, a subclock
generating circuitry, and two prescalers. The system clock generating circuitry includes an
external clock oscillator, a duty correction circuit, an on-chip oscillator, an RC clock divider, a
clock select circuit, and a system clock divider. The subclock generating circuitry includes a
subclock oscillator, and a subclock divider. The CPG can function as a clock generating circuitry
itself or in combination with an external oscillator. Figure 5.1 shows a block diagram of the clock
pulse generator.
External
clock
oscillator
Duty
correction
circuit
System
clock
divider
Prescaler S
(13 bits)
OSC1
OSC2
φOSC
φOSC
φ/2
to
φ/8192
φ
φ/8
φ
φ/16
φ/32
φ/64
On-chip
oscillator
Clock
select
circuit
RC clock
divider
ROSC
ROSC
φ
φRC
R
OSC/2
R
OSC/4
Subclock
oscillator
Subclock
divider
Prescaler W
(5 bits)
X1
X2
System clock generating circuitry
φW
(fW)
φW/2
φW/4
φSUB
φW/8
φW/8
to
φW/128
Subclock generating circuitry
Figure 5.1 Block Diagram of Clock Pulse Generator
The system clock (
φ) and subclock (φ
SUB) are basic clocks on which the CPU and on-chip
peripheral modules operate. The system clock is divided into from
φ/2 to φ/8192 by prescaler S.
The subclock is divided into from
φ
W/8 to φW/128 by prescaler W. These divided clocks are
supplied to respective peripheral modules.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com