Electronic Components Datasheet Search
  English  ▼

X  

SH7672 Datasheet(PDF) 149 Page - Renesas Technology Corp

Part # SH7672
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
PDF  1292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7672 Datasheet(HTML) 149 Page - Renesas Technology Corp

Back Button SH7672 Datasheet HTML 145Page - Renesas Technology Corp SH7672 Datasheet HTML 146Page - Renesas Technology Corp SH7672 Datasheet HTML 147Page - Renesas Technology Corp SH7672 Datasheet HTML 148Page - Renesas Technology Corp SH7672 Datasheet HTML 149Page - Renesas Technology Corp SH7672 Datasheet HTML 150Page - Renesas Technology Corp SH7672 Datasheet HTML 151Page - Renesas Technology Corp SH7672 Datasheet HTML 152Page - Renesas Technology Corp SH7672 Datasheet HTML 153Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 1292 page
background image
Section 5 Exception Handling
Rev. 1.00 Nov. 14, 2007 Page 123 of 1262
REJ09B0437-0100
5.6
Exceptions Triggered by Instructions
5.6.1
Types of Exceptions Triggered by Instructions
Exception handling can be triggered by trap instructions, general illegal instructions, slot illegal
instructions, and integer division exceptions, as shown in table 5.10.
Table 5.10
Types of Exceptions Triggered by Instructions
Type
Source Instruction
Comment
Trap instruction
TRAPA
Slot illegal
instructions
Undefined code placed
immediately after a delayed
branch instruction (delay slot)
(including the FPU instruction and
FPU-related CPU instruction in
FPU module standby mode),
instructions that rewrite the PC,
32-bit instructions, RESBANK
instruction, DIVS instruction, and
DIVU instruction
Delayed branch instructions: JMP, JSR,
BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF,
BRAF
Instructions that rewrite the PC: JMP, JSR,
BRA, BSR, RTS, RTE, BT, BF, TRAPA,
BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N
32-bit instructions: BAND.B, BANDNOT.B,
BCLR.B, BLD.B, BLDNOT.B, BOR.B,
BORNOT.B, BSET.B, BST.B, BXOR.B,
MOV.B@disp12, MOV.W@disp12,
MOV.L@disp12, MOVI20, MOVI20S,
MOVU.B, MOVU.W.
General illegal
instructions
Undefined code anywhere
besides in a delay slot (including
the FPU instruction and FPU-
related CPU instruction in FPU
module standby mode)
Division by zero
DIVU, DIVS
Integer division
exceptions
Negative maximum value
÷ (−1)
DIVS
Floating-point
operation
instruction
Instructions that will cause Invalid
Operation Exception or Divide by
Zero Exception defined in the
IEEE754 standard, and
instructions that may cause
Overflow Exception, Underflow
Exception, or Incorrectness
Exception
FADD, FSUB, FMUL, FDIV, FMAC,
FCMP/EQ, FCMP/GT, FLOAT,
FTRC,FCNVDS, FCNVSD, FSQRT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com