Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7014 Datasheet(PDF) 404 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 404 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 400Page - Renesas Technology Corp SH7014 Datasheet HTML 401Page - Renesas Technology Corp SH7014 Datasheet HTML 402Page - Renesas Technology Corp SH7014 Datasheet HTML 403Page - Renesas Technology Corp SH7014 Datasheet HTML 404Page - Renesas Technology Corp SH7014 Datasheet HTML 405Page - Renesas Technology Corp SH7014 Datasheet HTML 406Page - Renesas Technology Corp SH7014 Datasheet HTML 407Page - Renesas Technology Corp SH7014 Datasheet HTML 408Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 404 / 754 page
background image
13. High Speed A/D Converter
⎯ SH7014 ⎯
Rev.5.00 Sep. 27, 2007 Page 370 of 716
REJ09B0398-0500
13.2
Register Descriptions
13.2.1
A/D Data Registers A to H (ADDRA to ADDRH)
Bit:
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
⎯
AD9
AD8
Initial value:
0
0
0
0
0
0
0
0
R/W:
R
R
R
R
R
R
R
R
Bit:
7
6
5
4
3
2
1
0
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
Initial value:
0
0
0
0
0
0
0
0
R/W:
R
R
R
R
R
R
R
R
The ADDR are 16-bit read only registers for storing A/D conversion results. There are eight of
these registers, ADDRA through ADDRH.
The A/D converted data is 10-bit data which is sent to the ADDR for the corresponding converted
channel for storage. The lower 8 bits of the A/D converted data are transferred to and stored in the
lower byte (bits 7 to 0) of the ADDR, and the upper 2 bits are stored into the upper byte (bits 9, 8).
Bits 15 to 10 always read as 0. Data reads can be either byte or word. The upper 8 bits of the
converted data are transferred upon byte data reads. Additionally, buffered operation is possible by
combining ADDRA to ADDRD.
Table 13.3 shows the correspondence between the analog input channels and the ADDR.
The ADDR are initialized to H'0000 by power-on reset or in standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com