Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 409 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 409 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 405Page - Renesas Technology Corp SH7014 Datasheet HTML 406Page - Renesas Technology Corp SH7014 Datasheet HTML 407Page - Renesas Technology Corp SH7014 Datasheet HTML 408Page - Renesas Technology Corp SH7014 Datasheet HTML 409Page - Renesas Technology Corp SH7014 Datasheet HTML 410Page - Renesas Technology Corp SH7014 Datasheet HTML 411Page - Renesas Technology Corp SH7014 Datasheet HTML 412Page - Renesas Technology Corp SH7014 Datasheet HTML 413Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 409 / 754 page
background image
13. High Speed A/D Converter
⎯ SH7014 ⎯
Rev.5.00 Sep. 27, 2007 Page 375 of 716
REJ09B0398-0500
Bit 3
⎯Scan Mode (SCAN): Selects either single mode or scan mode for the A/D conversion
operation mode. See section 13.4, Operation, for details on single mode and scan mode operation.
Set the SCAN bit only while conversion is halted.
Bit 3
SCAN
Description
0
Single mode
(initial value)
1
Scan mode
Bit 2
⎯Simultaneous Sampling (DSMP): Enables or disables the simultaneous sampling of two
channels. See section 13.4.6, Simultaneous Sampling Operation, for details on simultaneous
sampling.
Set the DSMP bit only while conversion is halted.
Bit 2
DSMP
Description
0
Normal sampling operation
(initial value)
1
Simultaneous sampling operation
Bits 1 and 0
⎯Buffer Enable 1, 0 (BUFE1, BUFE0): These bits select whether to use the
ADDRB to ADDRD as buffer registers.
Set the BUFE1 and BUFE0 bits only while conversion is halted.
Bit 1
BUFE1
Bit 0
BUFE0
Description
0
0
Normal operation
(initial value)
1
ADDRA and ADDRB buffer operation: conversion result
→
ADDRA
→ ADDRB (ADDRB is the buffer register)
1
0
ADDRA and ADDRC, also ADDRB and ADDRD buffer
operation: conversion result 1
→ ADDRA → ADDRC,
conversion result 2
→ ADDRB → ADDRD (ADDRC and
ADDRD are buffer registers)
1
ADDRA to ADDRD buffer operation: conversion result
→
ADDRA
→ ADDRB → ADDRC → ADDRD (ADDRB to ADDRD
are buffer registers)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com