SH7014 datasheet(535/754 Pages) RENESAS

535 / 754 page

18. 128 kB Flash Memory (F-ZTAT)

Rev.5.00 Sep. 27, 2007 Page 501 of 716

REJ09B0398-0500

Bit 0

⎯Program (P): Selects program mode transition or clearing. Do not set the SWE, PSU,

ESU, EV, PV, or E bit at the same time.

Bit 0

Description

Program mode cleared

(Initial value)

Transition to program mode

[Setting condition]

When FWE = 1, SWE = 1, and PSU = 1

18.5.2

Flash Memory Control Register 2 (FLMCR2)

Bit:

FLER

⎯

Initial value:

R/W:

FLMCR2 is an 8-bit register that monitors the presence or absence of flash memory program/erase

protection (error protection). FLMCR2 is initialized to H'00 by a reset, and in hardware standby

mode.

When on-chip flash memory is disabled, a read will return H'00.

Bit 7

⎯Flash Memory Error (FLER): Indicates that an error has occurred during an operation on

flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-

protection state.

Bit 7

FLER

Description

Flash memory is operating normally.

Flash memory program/erase protection (error protection) is disabled.

[Clearing condition]

Power-on reset

(Initial value)

An error has occurred during flash memory programming/erasing.

Flash memory program/erase protection (error protection) is enabled.

[Setting condition]

See section 18.8.3, Error Protection.

Bits 6 to 0

⎯Reserved: These bits are always read as 0.

SH7014 Datasheet(PDF) 535 Page - Renesas Technology Corp

SH7014 Datasheet(HTML) 535 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL