Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 200 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 200 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 196Page - Renesas Technology Corp SH7014 Datasheet HTML 197Page - Renesas Technology Corp SH7014 Datasheet HTML 198Page - Renesas Technology Corp SH7014 Datasheet HTML 199Page - Renesas Technology Corp SH7014 Datasheet HTML 200Page - Renesas Technology Corp SH7014 Datasheet HTML 201Page - Renesas Technology Corp SH7014 Datasheet HTML 202Page - Renesas Technology Corp SH7014 Datasheet HTML 203Page - Renesas Technology Corp SH7014 Datasheet HTML 204Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 754 page
background image
9. Direct Memory Access Controller (DMAC)
Rev.5.00 Sep. 27, 2007 Page 166 of 716
REJ09B0398-0500
Address Modes
Single Address Mode: In the single address mode, both the transfer source and destination are
external; one (selectable) is accessed by a DACK signal while the other is accessed by an address.
In this mode, the DMAC performs the DMA transfer in 1 bus cycle by simultaneously outputting a
transfer request acknowledge DACK signal to one external device to access it while outputting an
address to the other end of the transfer. Figure 9.3 shows an example of a transfer between an
external memory and an external device with DACK in which the external device outputs data to
the data bus while that data is written in external memory in the same bus cycle.
DMAC
DACK
DREQ
External
memory
External device
with DACK
This LSI
External address bus
: Data flow
External data bus
Figure 9.3 Data Flow in Single Address Mode
Two types of transfers are possible in the single address mode: (a) transfers between external
devices with DACK and memory-mapped external devices, and (b) transfers between external
devices with DACK and external memory. The only transfer requests for either of these is the
external request (
DREQ). Figure 9.4 shows the DMA transfer timing for the single address mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com