Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 332 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 332 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 328Page - Renesas Technology Corp SH7014 Datasheet HTML 329Page - Renesas Technology Corp SH7014 Datasheet HTML 330Page - Renesas Technology Corp SH7014 Datasheet HTML 331Page - Renesas Technology Corp SH7014 Datasheet HTML 332Page - Renesas Technology Corp SH7014 Datasheet HTML 333Page - Renesas Technology Corp SH7014 Datasheet HTML 334Page - Renesas Technology Corp SH7014 Datasheet HTML 335Page - Renesas Technology Corp SH7014 Datasheet HTML 336Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 332 / 754 page
background image
11. Watchdog Timer (WDT)
Rev.5.00 Sep. 27, 2007 Page 298 of 716
REJ09B0398-0500
H'A5
H'FFFF8612
Address:
Writing 0 to the WOVF bit
15
8
7
0
H'00
H'5A
H'FFFF8612
Address:
Writing to the RSTE bit
15
8
7
0
Write data
Figure 11.3 Writing to the RSTCSR
Reading from the TCNT, TCSR, and RSTCSR: TCNT, TCSR, and RSTCSR are read like
other registers. Use byte transfer instructions. The read addresses are H'FFFF8610 for the TCSR,
H'FFFF8611 for the TCNT, and H'FFFF8613 for the RSTCSR.
11.3
Operation
11.3.1
Watchdog Timer Mode
To use the WDT as a watchdog timer, set the WT/
IT and TME bits of the TCSR to 1. Software
must prevent TCNT overflow by rewriting the TCNT value (normally by writing H'00) before
overflow occurs. No TCNT overflows will occur while the system is operating normally, but if the
TCNT fails to be rewritten and overflows occur due to a system crash or the like, a
WDTOVF
signal is output externally (figure 11.4). The
WDTOVF signal can be used to reset the system. The
WDTOVF signal is output for 128 φ clock cycles.
If the RSTE bit in the RSTCSR is set to 1, a signal to reset the chip will be generated internally
simultaneous to the
WDTOVF signal when TCNT overflows. The internal reset signal is output
for 512
φ clock cycles.
When a watchdog overflow reset is generated simultaneously with a reset input at the
RES pin, the
RES reset takes priority, and the WOVF bit is cleared to 0.
The following are not initialized a WDT reset signal:
• PFC (Pin Function Controller) function register
• I/O port register
Initializing is only possible by external power-on reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com