7641 datasheet(285/385 Pages) RENESAS

285 / 385 page

Rev.2.00

Aug 28, 2006

page 6 of 108

7641 Group

REJ09B0336-0200

APPENDIX

3.1 Electrical characteristics

Reset input “L” pulse width

Main clock input cycle time (Note)

Main clock input “H” pulse width

Main clock input “L” pulse width

Sub-clock input cycle time

Sub-clock input “H” pulse width

Sub-clock input “L” pulse width

INT0, INT1 input cycle time

INT0, INT1 input “H” pulse width

INT0, INT1 input “L” pulse width

CNTR0, CNTR1 input cycle time

CNTR0, CNTR1 input “H” pulse width

CNTR0, CNTR1 input “L” pulse width

Timer TOUT delay time

Timer CNTR0 delay time (Pulse output mode)

Timer CNTR0 input cycle time (Event counter mode)

Timer CNTR0 input “H” pulse width (Event counter mode)

Timer CNTR0 input “L” pulse width (Event counter mode)

Timer CNTR1 delay time (Pulse output mode)

Timer CNTR1 input cycle time (Event counter mode)

Timer CNTR1 input “H” pulse width (Event counter mode)

Timer CNTR1 input “L” pulse width (Event counter mode)

Serial I/O external clock input cycle time

Serial I/O external clock input “H” pulse width

Serial I/O external clock input “L” pulse width

Serial I/O input setup time (external clock)

Serial I/O input hold time (external clock)

Serial I/O output delay time (external clock)

Serial I/O SRDY valid time (external clock)

Serial I/O internal clock output cycle time

Serial I/O internal clock output “H” pulse width

Serial I/O internal clock output “L” pulse width

Serial I/O input setup time (internal clock)

Serial I/O input hold time (internal clock)

Serial I/O output delay time (internal clock)

tW(RESET)

tC(XIN)

tWH(XIN)

tWL(XIN)

tC(XCIN)

tWH(XCIN)

tWL(XCIN)

tC(INT)

tWH(INT)

tWL(INT)

tC(CNTRI)

tWH(CNTRI)

tWL(CNTRI)

td(

φ -TOUT)

td(

φ -CNTR0)

tC(CNTRE0)

tWH(CNTRE0)

tWL(CNTRE0)

td(

φ -CNTR1)

tC(CNTRE1)

tWH(CNTRE1)

tWL(CNTRE1)

tC(SCLKE)

tWH(SCLKE)

tWL(SCLKE)

tsu(SRXD-SCLKE)

th(SCLKE-SRXD)

td(SCLKE-STXD)

tv(SCLKE-SRDY)

tc(SCLKI)

tWH(SCLKI)

tWL(SCLKI)

tsu(SRXD-SCLKI)

th(SCLKI-SRXD)

td(SCLKI-STXD)

Limits

µs

Parameter

Min.

41.66

0.4•tc(XIN)

200

0.4•tc(XCIN)

200

0.4•tc(CNTRE0)

200

0.4•tc(CNTRE1)

400

190

180

166.66

0.5•tc(SCLKI) – 5

Typ.

Max.

Symbol

Unit

Note: Make sure not to exceed 12 MHz of

φ, in other words, tc(φ) ≥ 83.33 ns). For example, set bit 7 of the clock control register (CCR) to “0” in the case of

tc(XIN)

< 41.66 ns.

Timing Requirements

In Vcc = 5 V

Table 3.1.5 Timing requirements (Vcc = 4.15 to 5.25 V, Vss = 0 V, Ta = –20 to 70°C, unless otherwise

noted)

7641 Datasheet(PDF) 285 Page - Renesas Technology Corp

7641 Datasheet(HTML) 285 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL