Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 360 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 360 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 356Page - Renesas Technology Corp SH7713 Datasheet HTML 357Page - Renesas Technology Corp SH7713 Datasheet HTML 358Page - Renesas Technology Corp SH7713 Datasheet HTML 359Page - Renesas Technology Corp SH7713 Datasheet HTML 360Page - Renesas Technology Corp SH7713 Datasheet HTML 361Page - Renesas Technology Corp SH7713 Datasheet HTML 362Page - Renesas Technology Corp SH7713 Datasheet HTML 363Page - Renesas Technology Corp SH7713 Datasheet HTML 364Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 360 / 904 page
background image
Section 11 On-Chip Oscillation Circuits
Rev.1.50 Aug. 30, 2006 Page 320 of 860
REJ09B0288-0150
11.4
Register Description
The CPG has the following register. For details on register addresses and register access size, refer
to section 23, List of Registers.
• Frequency control register (FRQCR)
11.4.1
Frequency Control Register (FRQCR)
The frequency control register (FRQCR) is a 16-bit readable/writable register used to specify
whether a clock is output from the CKIO pin, the frequency multiplication ratio of PLL circuit 1,
and the frequency division ratio of the internal clock and the peripheral clock.
Only word access can be used on the FRQCR register. FRQCR is initialized to H’1003 by a
power-on reset, but retains its value in a manual reset and in standby mode.
The write values to bits 15 to 13, 11 to 10, 7 to 6, and 3 should always be 0.
Bit
Bit Name
Initial
Value
R/W
Description
15 to 13
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
12
CKOEN
1
R/W
Clock Output Enable
CKOEN specifies whether a clock is output from the
CKIO pin or the CKIO pin is placed in the level-fixed
state in the standby mode, CKIO pin is fixed at low
during STATUS 1 = L, and STATUSO = H, when
CKOEN is set to 0. Therefore, the malfunction of an
external circuit because of an unstable CKIO clock in
releasing the standby mode can be prevented. The
CKIO pin becomes to input pin regardless of the
value of the CKOEN bit in clock operating mode 7.
0: CKIO pin goes to low level state in standby mode.
1: Clock is output from CKIO pin
11
10
0
0
R
R
Reserved
These bits are always read as 0. The write value
should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com