| Electronic Components Datasheet Search |
|
SH7721 Datasheet(PDF) 541 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7721 Datasheet(HTML) 541 Page - Renesas Technology Corp |
|
541 / 1524 page ![]() Section 13 Power-Down Modes Rev. 3.00 Jan. 18, 2008 Page 479 of 1458 REJ09B0033-0300 (1) Power-On Reset 1. Driving the RESETP pin low. 2. While the WT/IT bit in WTCSR is set to 1 and the RSTS bit is cleared to 0, the WDT starts counting and continues until it overflows. 3. Generation of the H-UDI reset (for details on the H-UDI reset, refer to section 36, User Debugging Interface (H-UDI)). (2) Manual Reset 1. Driving the RESETM pin low. 2. While the WT/IT bit in WTCSR and the RSTS bit are set to 1, the WDT starts counting and continues until it overflows. 13.2 Input/Output Pins Table 13.2 lists the pin configuration related to power-down modes. Table 13.2 Pin Configuration Pin Name Abbreviation I/O Description Status 1 output STATUS1 Status 0 output STATUS0 Output Operating state of the processor. HH: Reset HL: Sleep mode LH: Standby mode LL: Normal operation Power-on reset input RESETP Input Power-on reset occurs at low-level. Manual-reset input RESETM Input Manual reset occurs at low-level. Chip active CA Input Hardware standby mode entered at low-level. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |