| Electronic Components Datasheet Search |
|
SH7721 Datasheet(PDF) 560 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7721 Datasheet(HTML) 560 Page - Renesas Technology Corp |
|
560 / 1524 page ![]() Section 13 Power-Down Modes Rev. 3.00 Jan. 18, 2008 Page 498 of 1458 REJ09B0033-0300 CKIO CA STATUS reset*1 0 to 10 Bcyc standby*2 RESETP Undefined Notes: 1. reset : HH (STATUS1 = High, STATUS0 = High) 2. standby : LH(STATUS1 = Low, STATUS0 = High) 3. normal : LL (STATUS1 = Low, STATUS0 = Low) 4. Bcyc : Bus clock cycle standby normal*3 WDT opeeration Figure 13.11 Hardware Standby Mode Timing (CA is pulled low while WDT operates after the standby mode is canceled) CA STATUS Power supply other than Vcc_RTC and VccQ_RTC RESETP RTC protection Normal*3 Standby*2 Undefined Reset*1 Normal*3 Specification: Checking the standby state of the STATUS pin 0 to 10 Bcyc*4 0 to 30 Bcyc Notes: *1 Reset: HH (STATUS1 = High, STATUS0 = High) *2 Standby: LH (STATUS1 = Low, STATUS0 = High) *3 Normal operation: LL (STATUS1 = Low, STATUS0 = Low) *4 Bcyc: Bus clock cycle Figure 13.12 Timing When Power of Pins other than V CC_RTC and VCCQ_RTC is Off |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |