Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 591 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 591 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 587Page - Renesas Technology Corp SH7721 Datasheet HTML 588Page - Renesas Technology Corp SH7721 Datasheet HTML 589Page - Renesas Technology Corp SH7721 Datasheet HTML 590Page - Renesas Technology Corp SH7721 Datasheet HTML 591Page - Renesas Technology Corp SH7721 Datasheet HTML 592Page - Renesas Technology Corp SH7721 Datasheet HTML 593Page - Renesas Technology Corp SH7721 Datasheet HTML 594Page - Renesas Technology Corp SH7721 Datasheet HTML 595Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 591 / 1524 page
background image
Section 15
16-Bit Timer Pulse Unit (TPU)
Rev. 3.00 Jan. 18, 2008 Page 529 of 1458
REJ09B0033-0300
15.4.2
Basic Functions
(1)
Counter Operation
When one of bits CST0 to CST3 is set to 1 in TSTR, the TCNT counter for the corresponding
channel starts counting. TCNT can operate as a free-running counter, periodic counter, and so on.
(a)
Example of count operation setting procedure
Figure 15.2 shows an example of the count operation setting procedure.
Select counter clock
Operation selection
Select counter clearing source
Periodic counter
Set period
Start count
<Periodic counter>
[1]
[2]
[4]
[3]
[6]
Free-running counter
Start count
<Free-running counter>
[6]
Set external pin function
[5]
[1]
[2]
[3]
[4]
[5]
[6]
Select output compare register
Set external pin function
[5]
Select the counter clock
with bits TPSC2 to TPSC0
in TCR. At the same time
select the input clock edge
with bits CKEG1 and
CKEG0 in TCR.
For periodic counter
operation, select the TGRA
to be used as the TCNT
clearing source with bits
CCLR2 to CCLR0 in TCR.
Designate the output compare
register by means of TIOR.
Set the periodic counter cycle
in the TGRA.
Set the external pin function
in pin function controller (PFC).
Set the CST bit in TSTR to 1
to start the counter operation.
Figure 15.2
Example of Counter Operation Setting Procedure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com