Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 588 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 588 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 584Page - Renesas Technology Corp SH7721 Datasheet HTML 585Page - Renesas Technology Corp SH7721 Datasheet HTML 586Page - Renesas Technology Corp SH7721 Datasheet HTML 587Page - Renesas Technology Corp SH7721 Datasheet HTML 588Page - Renesas Technology Corp SH7721 Datasheet HTML 589Page - Renesas Technology Corp SH7721 Datasheet HTML 590Page - Renesas Technology Corp SH7721 Datasheet HTML 591Page - Renesas Technology Corp SH7721 Datasheet HTML 592Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 588 / 1524 page
background image
Section 15
16-Bit Timer Pulse Unit (TPU)
Rev. 3.00 Jan. 18, 2008 Page 526 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value R/W
Description
1
TGFB
0
R/(W)* Compare Flag B
Status flag that indicates the occurrence of TGRB compare
match.
[Clearing conditions]
When 0 is written to TGFB after reading TGFB = 1
[Setting conditions]
When TCNT = TGRB
0
TGFA
0
R/(W)* Output Compare Flag A
Status flag that indicates the occurrence of TGRA compare
match.
[Clearing conditions]
When 0 is written to TGFA after reading TGFA = 1
[Setting conditions]
When TCNT = TGRA
Note:
*
Only 0 can be written, to clear the flag.
15.3.6
Timer Counters (TCNT)
The TCNT registers are 16-bit readable/writable counters. The TPU has four TCNT counters, one
for each channel.
The TCNT counters are initialized to H'0000 by a reset.
The TCNT counters are not initialized in standby mode, sleep mode, or module standby.
15.3.7
Timer General Registers (TGR)
The TGR registers are 16-bit registers. The TPU has 16 TGR registers, four each for channels 0
and 3. TGRC and TGRD can also be designated for operation as buffer registers*. The TGR
registers are initialized to H'FFFF by a reset. These registers are not initialized in standby mode,
sleep mode, or module standby.
Note: * TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com