Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 885 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 885 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 881Page - Renesas Technology Corp SH7721 Datasheet HTML 882Page - Renesas Technology Corp SH7721 Datasheet HTML 883Page - Renesas Technology Corp SH7721 Datasheet HTML 884Page - Renesas Technology Corp SH7721 Datasheet HTML 885Page - Renesas Technology Corp SH7721 Datasheet HTML 886Page - Renesas Technology Corp SH7721 Datasheet HTML 887Page - Renesas Technology Corp SH7721 Datasheet HTML 888Page - Renesas Technology Corp SH7721 Datasheet HTML 889Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 885 / 1524 page
background image
Section 25
USB Function Controller (USBF)
Rev. 3.00 Jan. 18, 2008 Page 823 of 1458
REJ09B0033-0300
25.3.22
EP4 Data Register (EPDR4)
EPDR4 is a 128-byte receive FIFO buffer for endpoint 4. EPDR4 has a dual-buffer configuration,
and has a capacity of twice the maximum packet size. The number of receive byte is displayed in
the EP4 receive data size register. The receive data is fixed when an SOF packet is received.
Accordingly, all receive data must be read until the next SOF packet is received. When the next
SOF packet is received, the FIFO side is automatically switched over, and the previous data will
not be possible to be read. This FIFO buffer can be initialized by means of EP4CLR in the FCLR1
register.
Bit
Bit Name
Initial Value R/W Description
7 to 0 D7 to D0
Undefined
R
Data register for endpoint 4 transfer
25.3.23
EP5 Data Register (EPDR5)
EPDR5 is a 128-byte transmit FIFO buffer for endpoint 5. EPDR5 has a dual-buffer configuration,
and has a capacity of twice the maximum packet size. When transmit data is written to this FIFO
buffer and an SOF packet is received, one packet of transmit data is fixed, and the dual-FIFO
buffer is switched over. This FIFO buffer can be initialized by means of EP5CLR and EP5CCLR
in the FCLR1 register. (EP5CLR initializes both FIFOs and EP5CCLR initializes one FIFO which
is connected to the CPU.)
Bit
Bit Name
Initial Value R/W Description
7 to 0 D7 to D0
Undefined
W
Data register for endpoint 5 transfer
25.3.24
EP0o Receive Data Size Register (EPSZ0o)
EPSZ0o is a receive data size resister for endpoint 0o. EPSZ0o indicates the number of bytes
received from the host.
Bit
Bit Name
Initial Value R/W
Description
7 to 0
All 0
R
Number of receive data for endpoint 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com