Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 887 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 887 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 883Page - Renesas Technology Corp SH7721 Datasheet HTML 884Page - Renesas Technology Corp SH7721 Datasheet HTML 885Page - Renesas Technology Corp SH7721 Datasheet HTML 886Page - Renesas Technology Corp SH7721 Datasheet HTML 887Page - Renesas Technology Corp SH7721 Datasheet HTML 888Page - Renesas Technology Corp SH7721 Datasheet HTML 889Page - Renesas Technology Corp SH7721 Datasheet HTML 890Page - Renesas Technology Corp SH7721 Datasheet HTML 891Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 887 / 1524 page
background image
Section 25
USB Function Controller (USBF)
Rev. 3.00 Jan. 18, 2008 Page 825 of 1458
REJ09B0033-0300
25.3.28
Data Status Register (DASTS)
DASTS indicates whether the IN FIFO data register contains valid data. DASTS is set to 1 when
data written to IN FIFO is enabled by writing PKTE in TRG to 1, and cleared when all data has
been transmitted to the host. In case of a dual-configuration FIFO for endpoint 2, this bit is cleared
to 0 when both sides are empty.
Bit
Bit Name
Initial Value R/W Description
7, 6
All 0
R
Reserved
These bits are always read as 0.
5
EP3 DE
0
R
EP3 Data Enable
4
EP2 DE
0
R
EP2 Data Enable
3 to 1
All 0
R
Reserved
These bits are already read as 0.
0
EP0iDE
0
R
EP0i data enable
25.3.29
FIFO Clear Register 0 (FCLR0)
FCLR is a one shot register to clear the FIFO buffers for endpoints 0 to 3. Writing 1 to a bit clears
the data in the corresponding FIFO buffer.
In case of reception FIFO, by writing data in the FIFO buffer, the data by which PKTE in TRG is
not written to 1 and the data enabled by writing 1 can be cleared. In case of OUT FIFO, the data of
which reception has not been completed can be cleared.
Both sides of the dual-configuration FIFO buffers (EP1 or EP3) can be cleared.
The corresponding interrupt flag is not cleared by this clear instruction. Do not clear a FIFO buffer
during transmission and reception.
Bit
Bit Name
Initial Value R/W
Description
7
W
Reserved
The write value should always be 0.
6
EP3 CLR
W
EP3 Clear
5
EP1 CLR
W
EP1 Clear
4
EP2 CLR
W
EP2 Clear



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com