Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 886 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 886 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 882Page - Renesas Technology Corp SH7721 Datasheet HTML 883Page - Renesas Technology Corp SH7721 Datasheet HTML 884Page - Renesas Technology Corp SH7721 Datasheet HTML 885Page - Renesas Technology Corp SH7721 Datasheet HTML 886Page - Renesas Technology Corp SH7721 Datasheet HTML 887Page - Renesas Technology Corp SH7721 Datasheet HTML 888Page - Renesas Technology Corp SH7721 Datasheet HTML 889Page - Renesas Technology Corp SH7721 Datasheet HTML 890Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 886 / 1524 page
background image
Section 25
USB Function Controller (USBF)
Rev. 3.00 Jan. 18, 2008 Page 824 of 1458
REJ09B0033-0300
25.3.25
EP1 Receive Data Size Register (EPSZ1)
EPSZ1 is a receive data size resister for endpoint 1. EPSZ1 indicates the number of bytes received
from the host. FIFO of endpoint 1 has a dual-buffer configuration. The size of the received data
indicated by this register is the size of the currently selected side (can be read by CPU).
Bit
Bit Name
Initial Value R/W
Description
7 to 0
All 0
R
Number of received bytes for endpoint 1
25.3.26
EP4 Receive Data Size Register (EPSZ4)
EPSZ4 is a receive data size resister for endpoint 4. EPSZ4 indicates the number of bytes received
from the host. FIFO of endpoint 4 has a dual-buffer configuration. The size of the received data
indicated by this register is the size of the currently selected side (can be read by CPU).
Bit
Bit Name
Initial Value R/W
Description
7 to 0
All 0
R
Number of received bytes for endpoint 4
25.3.27
Trigger Register (TRG)
TRG generates one-shot triggers FIFO for each endpoint of EP0s, EP0i, EP0o, EP1, EP2, and
EP3. The packet enable trigger for the IN FIFO register and read complete trigger for the OUT
FIFO register are triggers to be given.
Bit
Bit Name
Initial Value R/W Description
7
0
W
Reserved
The write value should always be 0.
6
EP3 PKTE
0
W
EP3 Packet Enable
5
EP1 RDFN
0
W
EP1 Read Complete
4
EP2 PKTE
0
W
EP2 Packet Enable
3
0
W
Reserved
The write value should always be 0.
2
EP0s RDFN
0
W
EP0s Read Complete
1
EP0o RDFN
0
W
EP0o Read Complete
0
EP0i PKTE
0
W
EP0i Packet Enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com