Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 917 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 917 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 913Page - Renesas Technology Corp SH7721 Datasheet HTML 914Page - Renesas Technology Corp SH7721 Datasheet HTML 915Page - Renesas Technology Corp SH7721 Datasheet HTML 916Page - Renesas Technology Corp SH7721 Datasheet HTML 917Page - Renesas Technology Corp SH7721 Datasheet HTML 918Page - Renesas Technology Corp SH7721 Datasheet HTML 919Page - Renesas Technology Corp SH7721 Datasheet HTML 920Page - Renesas Technology Corp SH7721 Datasheet HTML 921Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 917 / 1524 page
background image
Section 25
USB Function Controller (USBF)
Rev. 3.00 Jan. 18, 2008 Page 855 of 1458
REJ09B0033-0300
25.7
Processing of USB Standard Commands and Class/Vendor
Commands
25.7.1
Processing of Commands Transmitted by Control Transfer
A command transmitted from the host by control transfer may require decoding and execution of
command processing on the application side. Whether command decoding is required on the
application side is indicated in table 25.5 below.
Table 25.5
Command Decoding on Application Side
Decoding not Necessary on Application Side
Decoding Necessary on Application Side
Clear feature
Get configuration
Get interface
Get status
Set address
Set configuration
Set feature
Set interface
Get descriptor
Class/Vendor command
Synch frame
Set descriptor
If decoding is not necessary on the application side, command decoding and data stage and status
stage processing are performed automatically. No processing is necessary by the user. An interrupt
is not generated in this case.
If decoding is necessary on the application side, this module stores the command in the EP0s
FIFO. After normal reception is completed, the IFR0/SETUP TS flag is set and an interrupt
request is generated. In the interrupt routine, 8 bytes of data must be read from the EP0s data
register (EPDR0S) and decoded by firmware. The necessary data stage and status stage processing
should then be carried out according to the result of the decoding operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com