Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 919 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 919 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 915Page - Renesas Technology Corp SH7721 Datasheet HTML 916Page - Renesas Technology Corp SH7721 Datasheet HTML 917Page - Renesas Technology Corp SH7721 Datasheet HTML 918Page - Renesas Technology Corp SH7721 Datasheet HTML 919Page - Renesas Technology Corp SH7721 Datasheet HTML 920Page - Renesas Technology Corp SH7721 Datasheet HTML 921Page - Renesas Technology Corp SH7721 Datasheet HTML 922Page - Renesas Technology Corp SH7721 Datasheet HTML 923Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 919 / 1524 page
background image
Section 25
USB Function Controller (USBF)
Rev. 3.00 Jan. 18, 2008 Page 857 of 1458
REJ09B0033-0300
the internal status bit to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure
25.16).
(1) Transition from normal operation to stall
(1-1)
Transaction request
USB
Reference
(1-2)
STALL handshake
Stall
To 2 of (2-1)
To (2-1) or (3-1)
Normal status restored
(1-3)
(2) When Clear Feature is sent after EPSTL is cleared
(2-1)
STALL handshake
Transaction request
(2-2)
Clear Feature command
Clear Feature command
(2-3)
(3) When Clear Feature is sent before EPSTL is cleared to 0
(3-1)
1. 1 written to EPnSTL
by application
1. IN/OUT token
received from host
2. EPnSTL referenced
1. Transmission of
STALL handshake
1. Internal status bit
cleared to 0
1. Internal status bit
cleared to 0
2. EPnSTL not
changed
1. EPnSTL cleared to
0 by application
2. IN/OUT token
received from host
3. Internal status bit
already set to 1
4. EPnSTL not
referenced
5. Internal status bit
not changed
To (1-2)
Internal status bit
0
EPnSTL
0
→ 1
Internal status bit
0
EPnSTL
1
Internal status bit
0
→ 1
EPnSTL
1
Internal status bit
1
EPnSTL
1
→ 0
Internal status bit
1
EPnSTL
0
Internal status bit
1
→ 0
EPnSTL
0
Internal status bit
1
→ 0
EPnSTL
1
STALL handshake
Stall
(1-4)
Internal status bit
0
→ 1
EPnSTL
1
1. 1 set in CTLR/ASCE
2. 1 set in EPnSTL
3. EPnSTL cleared to 0
automatically
4. Internal status bit set to 1
5. Transmission of STALL
handshake
Note: The CTLR/ASCE bit should be set to 1 before
the EPnSTL bit (each stall bit) in EPSTL is set to 1.
1. 0 set in CTLR/ASCE
2. 1 set in EPnSTL
3. Internal status bit set to 1
4. Transmission of STALL
handshake
Figure 25.18
Forcible Stall by Application



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com