 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SH7721 Datasheet(PDF) 927 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7721 Datasheet(HTML) 927 Page - Renesas Technology Corp |
|
|
927 / 1524 page  Section 26 LCD Controller (LCDC) Rev. 3.00 Jan. 18, 2008 Page 865 of 1458 REJ09B0033-0300 26.2 Input/Output Pins Table 26.1 summarizes the LCDC's pin configuration. Table 26.1 Pin Configuration Pin Name I/O Function LCD_DATA15 to 0 Output Data for LCD panel LCD_DON Output Display-on signal (DON) LCD_CL1 Output Shift-clock 1 (STN/DSTN)/horizontal sync signal (HSYNC) (TFT) LCD_CL2 Output Shift-clock 2 (STN/DSTN)/dot clock (DOTCLK) (TFT) LCD_M_DISP Output LCD current-alternating signal/DISP signal LCD_FLM Output First line marker/vertical sync signal (VSYNC) (TFT) LCD_VCPWC Output LCD-module power control (VCC) LCD_VEPWC Output LCD-module power control (VEE) LCD_CLK Input LCD clock-source input Note: Check the LCD module specifications carefully in section 26.5, Clock and LCD Data Signal Examples, before deciding on the wiring specifications for the LCD module. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
