Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1065 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1065 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1061Page - Renesas Technology Corp SH7721 Datasheet HTML 1062Page - Renesas Technology Corp SH7721 Datasheet HTML 1063Page - Renesas Technology Corp SH7721 Datasheet HTML 1064Page - Renesas Technology Corp SH7721 Datasheet HTML 1065Page - Renesas Technology Corp SH7721 Datasheet HTML 1066Page - Renesas Technology Corp SH7721 Datasheet HTML 1067Page - Renesas Technology Corp SH7721 Datasheet HTML 1068Page - Renesas Technology Corp SH7721 Datasheet HTML 1069Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1065 / 1524 page
background image
Section 30
SIM Card Module (SIM)
Rev. 3.00 Jan. 18, 2008 Page 1003 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W Description
2
SINV
0
R/W Smart Card Data Inversion
Specifies inversion of the data logic level. In combination with
the function of bit 3, used for transmission to or reception from
the inverse convention card. The SINV bit does not affect the
parity bit.
0: Transmits the SCTDR contents without change.
Stores received data in SCRDR without change.
1: Inverts the SCTDR contents and transmits it.
Inverts received data and stores it in SCRDR.
1
RST
0
R/W Smart Card Reset
Controls the output of the SIM_RST pin of the smart card
interface.
0: The SIM_RST pin of the smart card interface outputs low
level.
1: The SIM_RST pin of the smart card interface outputs high
level.
0
SMIF
1
R/W Smart Card Interface Mode Select
This bit is always read as 1. The write value should always be 1.
30.3.10
Serial Control 2 Register (SCSC2R)
SCSC2R is an 8-bit readable/writable register that enables or disables receive data full interrupt
(RXI) requests.
Bit
Bit Name
Initial
Value
R/W Description
7
EIO
0
R/W Error Interrupt Only
When the EIO bit is 1, even if the RIE bit is set to 1, a receive
data full interrupt (RXI) request is not sent to the CPU. When the
DMAC is used with this setting, the CPU processes only ERI
requests.
Receive data full interrupt (RXI) requests are determined by the
RIE bit setting.
6 to 0
All 0
R
Reserved
These bits are always read as 0. The write value should always
be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com