Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1074 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1074 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1070Page - Renesas Technology Corp SH7721 Datasheet HTML 1071Page - Renesas Technology Corp SH7721 Datasheet HTML 1072Page - Renesas Technology Corp SH7721 Datasheet HTML 1073Page - Renesas Technology Corp SH7721 Datasheet HTML 1074Page - Renesas Technology Corp SH7721 Datasheet HTML 1075Page - Renesas Technology Corp SH7721 Datasheet HTML 1076Page - Renesas Technology Corp SH7721 Datasheet HTML 1077Page - Renesas Technology Corp SH7721 Datasheet HTML 1078Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1074 / 1524 page
background image
Section 30
SIM Card Module (SIM)
Rev. 3.00 Jan. 18, 2008 Page 1012 of 1458
REJ09B0033-0300
30.4.5
Data Transmit/Receive Operation
(1)
Initialization
Prior to data transmission and reception, the following procedure should be used to initialize the
smart card interface. Initialization is also necessary when switching from transmit mode to receive
mode, and when switching from receive mode to transmit mode. An example of the initialization
process is shown in the flowchart of figure 30.4.
Step (1) to step (7) of figure 30.4 correspond to the following operation.
1. Clear the TE and RE bits in the serial control register (SCSCR) to 0.
2. Clear the error flags PER, ORER, ERS, and WAIT_ER in the serial status register (SCSSR) to
0.
3. Set the parity bit (O/
E bit) in the serial mode register (SCSMR).
4. Set the LCB, PB, SMIF, SDIR, and SINV bits in the smart card mode register (SCSCMR).
5. Set the value corresponding to the bit rate to the bit rate register (SCBRR).
6. Set the clock source select bits (CKE1 and CKE0 bits) in the serial control register (SCSCR).
At this time, the TIE, RIE, TE, RE, TEIE, and WAIT_IE bits should be cleared to 0.
If the CKE0 bit is set to 1, a clock signal is output from the SIM_CLK pin.
7. After waiting at least 1 etu, set the TIE, RIE, TE, RE, TEIE, and WAIT_IE bits in SCSCR.
Except for self-check, the TE bit and RE bit should not be set simultaneously.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com