| Electronic Components Datasheet Search |
|
CAP1066 Datasheet(PDF) 35 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
CAP1066 Datasheet(HTML) 35 Page - SMSC Corporation |
|
35 / 71 page ![]() 6 Channel Capacitive Touch Sensor with 6 LED Drivers Datasheet SMSC CAP1066 35 Revision 1.1 (08-05-09) DATASHEET During Power-On-Reset (POR), the default values are stored in the registers. A POR is initiated when power is first applied to the part and the voltage on the VDD supply surpasses the POR level as specified in the electrical characteristics. Any reads to undefined registers will return 00h. Writes to undefined registers will not have an effect. 5.1 Main Status Control Register The Main Status and Control register controls the primary power state of the device. Bit 5 - STBY - Enables Standby. ‘0’ (default) - Sensor scanning is active and LEDs are functional. ‘1’ - Capacitive Touch Sensor scanning is limited to the sensors set in the Standby Channel register (see Section 5.18). The status registers will not be cleared until read. LEDs that are linked to Capacitive Touch sensors will remain linked and active. Sensors that are no longer sampled will flag a release and then remain in a non-touched state. LEDs that are manually controlled will be unaffected. Bit 4 - DSLEEP - Enables Deep Sleep by deactivating all functions. This bit will be cleared when the WAKE pin is driven high or when SPI or SMBus are received targeting the CAP1066. If the CAP1066 is configured to communicate using the BC-Link protocol, then this bit is ignored. ‘0’ (default) - Sensor scanning is active and LEDs are functional. ‘1’ - All sensor scanning is disabled and all LEDs are disabled. The status registers are automatically cleared and the INT bit is cleared. Bit 0 - INT - Indicates that there is an interrupt. This bit is only set if the ALERT# pin has been asserted. If a channel detects a touch and its associated interrupt enable bit is not set to a logic ‘1’ then no action is taken. This bit is cleared by writing a logic ‘0’ to it. When this bit is cleared, the ALERT# pin will be deasserted and all status registers will be cleared if the condition has been removed. If the WAKE/SPI_MOSI pin is asserted as a result of a touch detected while in Standby, it will likewise be deasserted when this bit is cleared. Note that this pin is not driven when communicating via the 4-wire SPI protocol ‘0’ - No interrupt pending. ‘1’ - A touch has been detected on one or more channels and the interrupt has been asserted. 5.2 Status Registers Table 5.2 Main Status Control Register ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 00h R/W Main Status Control - - STBY DSLEEP - - - INT 00h Table 5.3 Status Registers ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 03h R Sensor Status - - CS6 CS5 CS4 CS3 CS2 CS1 00h 04h R LED Status - - LED6_ DN LED5_ DN LED4_ DN LED3_ DN LED2_ DN LED1_ DN 00h |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |