| Electronic Components Datasheet Search |
|
LPC2364 Datasheet(PDF) 44 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2364 Datasheet(HTML) 44 Page - NXP Semiconductors |
|
44 / 59 page ![]() LPC2364_65_66_67_68_6 © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 06 — 1 February 2010 44 of 59 NXP Semiconductors LPC2364/65/66/67/68 Single-chip 16-bit/32-bit microcontrollers 10. Dynamic characteristics [1] Parameters are valid over operating temperature range unless otherwise specified. [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages. [3] LPC2364HBD only. [4] Bus capacitance Cb in pF, from 10 pF to 400 pF. Table 7. Dynamic characteristics Tamb = −40 °C to +85 °C for standard devices, −40 °C to +125 °C for LPC2364HBD only, unless otherwise specified; VDD(3V3) over specified ranges.[1] Symbol Parameter Conditions Min Typ[2] Max Unit ARM processor clock frequency foper operating frequency CCLK; −40 °C to +85 °C 1 - 72 MHz CCLK; > 85 °C [3] 1 - 60 MHz IRC; −40 °C to +85 °C 3.96 4 4.04 MHz IRC; > 85 °C [3] 3.98 4.02 4.06 MHz External clock fosc oscillator frequency 1 - 25 MHz Tcy(clk) clock cycle time 42 - 1000 ns tCHCX clock HIGH time Tcy(clk) × 0.4 - - ns tCLCX clock LOW time Tcy(clk) × 0.4 - - ns tCLCH clock rise time - - 5 ns tCHCL clock fall time - - 5 ns I2C-bus pins (P0[27] and P0[28]) tf(o) output fall time VIH to VIL 20 + 0.1 × C b [4] - - ns SSP interface tsu(SPI_MISO) SPI_MISO set-up time Tamb = 25 °C; measured in SPI Master mode; see Figure 13 - 11 - ns Table 8. Dynamic characteristics of USB pins (full-speed) (LPC2364/66/68 only) CL = 50 pF; Rpu = 1.5 kΩ on D+ to VDD(3V3), unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit tr rise time 10 % to 90 % 8.5 - 13.8 ns tf fall time 10 % to 90 % 7.7 - 13.7 ns tFRFM differential rise and fall time matching tr / tf - - 109 % VCRS output signal crossover voltage 1.3 - 2.0 V tFEOPT source SE0 interval of EOP see Figure 12 160 - 175 ns tFDEOP source jitter for differential transition to SE0 transition see Figure 12 −2 - +5 ns tJR1 receiver jitter to next transition −18.5 - +18.5 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |